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Power supply technology is an enabling technology that allows us to 
build and operate electronic circuits and systems [1]. 
Today, many electronic systems require several dc supply voltages, 
which are usually derived from a battery or an ac utility line using a 
transformer, rectifier and filter. The resultant dc voltage is not 
constant enough and may contain a high ac ripple that is not 
appropriate for most applications. Voltage regulators are used to make 
the dc voltage more constant and to attenuate the ac ripple. A Power 
Supply (PS) is a constant voltage source with a maximum current 
capability. 
PSs are used in telecommunications, instrumentation equipments, 
computers, aerospace, automotive, motor control, renewable energy, 
medical, lighting, defense electronics; in other words, wherever 
efficient energy processing is needed. Designers needs to properly 
select the technology of each PS, according to system finality in which 
it is going to work [2][3]. Important issues influencing this choice are: 
 cost; 
 efficiency; 
 weight and volume; 
 heat dissipation; 
 reliability; 
 number of required output voltages; 
 EMI; 
 time-to-market. 
There are two general classes of PS: regulated and unregulated. The 
output voltage of a regulated PS is automatically maintained within a 
narrow range, 1÷2% of the desired nominal value, in spite of line 
voltage, load current, and temperature variations. A regulated dc PS is 
also called dc voltage regulator. 
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Two major power supply technologies can be recognized in the 
development of regulated power supplies system: linear regulators 
and switching-mode power supplies [1]-[3]. 
In linear voltage regulators, transistors are operated in active region 
as dependent current sources, with relatively high voltage drops at 
high currents, dissipating a large amount of power and resulting in low 
efficiency (around 35-50%). Because their losses are dissipated as 
heat, linear regulators are commonly used in equipments where heat 
generation and low efficiency are not of major concern. However, 
they exhibit low noise level, resulting suitable for audio applications, 
data converters and wherever low cost and quick design are desired. 
In switching-mode converters, transistors are operated as switches, 
which inherently dissipate much less power than transistors operating 
as dependent current sources. The voltage drop across the transistors 
is very low when they conduct high current and the transistors conduct 
a nearly zero current when the voltage drop across them is high. 
Therefore, the conduction losses are low and the efficiency of 
switching-mode converters is high, usually above 85–95%. 
In switching-mode converters two main PS technologies can be 
found: PWM regulators and resonant regulators. Both can be used at 
high power and voltage levels, are small in size, light in weight, and 
may achieve high conversion efficiency. PWM regulators are more 
efficient and flexible in their use than linear regulators [4][5]. Their 
weight is much less that linear regulators, since they require less 
heatsinking for the same output ratings. However, because of 
switching losses increase proportionally to switching frequency, losses 
reduce the efficiency at high frequencies. Resonant converters are 
commonly used in applications where still lighter weight and smaller 
size are desired and, above all, a reduced amount of noise is 
acceptable [5]. 
Both PWM and resonant switching-mode converters are more 
expensive and require more engineering development, and are adopted 
as in non-isolated as in isolated conversion [5]. In a large number of 
applications, dc isolation between the input and output of the 
converter is desired: for example, in all off-line applications, where 
the input of the converter is directly connected to the ac utility system. 
In such a case, transformer is introduced into the switching converter 
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because of isolation requirements. Moreover, when a large step-up or 
step-down conversion ratio is required by the application 
specifications, the use of a power transformer can allow to achieve 
better converter optimization due to the distribution of stresses among 
power components, compared with non isolated topologies. In fact, by 
proper combined choice of transformer and silicon devices, voltage 
and current stresses on transistors and total power losses can be 
minimized, improving both efficiency and cost of the switching-mode 
isolated converter. Isolated converters are also very effective solutions 
in multi-output power supplies, thanks to the use of multiple 
secondary windings transformers. The counterpart of benefits offered 
by transformers lies in the need of a careful design at system level in 
order to achieve a good trade-off among overall performances, size, 
cost and reliability. 
PWM converters usually work under hard switching conditions, with 
semiconductor devices voltages and currents changing abruptly from 
high values to zero and vice-versa at turn-on and turn-off, thus causing 
switching losses and a great amount of electromagnetic interference 
noise (EMI) [4]. In PWM dc–dc converters, higher power density and 
faster transition response can be obtained mostly by increasing the 
switching frequency. Nevertheless, as the switching frequency 
increases, efficiency decreases and EMI increase as, when MOSFETs 
are used as switching device in power converters, the losses occurring 
due to the charge/discharge of their parasitic capacitances increase 
with frequency [6]. In order to reduce losses and improve PWM 
converters efficiency, improved semiconductor devices and magnetic 
materials have been developed over the last decades [7]. For example, 
NexFET™ technology is a new generation of silicon-based power 
MOSFETs with an inherently low-charge structure and very low on 
resistance and parasitic capacitances [8]. NexFET™ technology 
delivers high performance for both N and P channel power MOSFET 
devices, increasing efficiency in existing switching converters, as well 
as enabling the next generation of switching power converters 
operating at switching frequency of several MHz. In high voltage 
MOSFETs panorama, CoolMOS™ is an interesting technology of 
power MOSFETs, characterized by reduced gate charge, optimized 
gate threshold voltage for soft-switching, good body-diode 
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ruggedness, improved dv/dt [8]. All these features permit to achieve 
improved efficiency. 
In isolated converters, the transformer leakage inductance forms 
resonant circuits with the silicon devices parasitic capacitances, 
causing ringing phenomena, which can lead to efficiency degradation, 
unless they are adequately exploited to realize some form of soft-
switching. Indeed, switching losses and EMI level in PWM converters 
can be both reduced by soft switching techniques. Numerous soft-
switching circuit techniques have been proposed and discussed in the 
literature for reducing the voltage-current product during the 
switching transitions [10]-[14]. 
The soft-switching techniques can be divided into two categories: 
zero-voltage switching (ZVS) and zero-current switching (ZCS). In 
the ZVS technique [11]-[13], the voltage across the transistor is zero 
when the transistor is turned on. Therefore, the energy stored in the 
transistor output capacitance is zero at turn-on. Hence, the turn-on 
switching loss is also zero, yielding high efficiency. While in ZVS 
technique a semiconductor device turns on at zero voltage, in ZCS 
technique [14] a semiconductor device turns off at zero current. When 
semiconductor devices turn-on or turn-off at zero voltage or zero 
current, the product of the device voltage and current during the 
transitions is dramatically reduced, thus eliminating switching losses 
problem, thus allowing high switching frequencies and then smaller 
size and weight of power converters. The harmonic content of the 
current and voltage waveforms is also reduced, yielding a lower level 
of EMI. Unfortunately, soft-switching techniques are accompanied by 
an increase of conduction losses, unless more sophisticated 
configurations are used, involving the use of additional silicon devices 
and precise drive synchronization, which make the true achievement 
of soft-switching more critical and the global cost of the converter 
much higher. 
Resonant and quasi-resonant converters are switching power 
supplies that “tune” the ac power waveform to reduce or also 
eliminate the switching losses within power supplies, by placing 
resonant tank circuits within the ac current paths, in order to create 
pseudo-sinusoidal voltage or current waveforms. Smaller size and also 
typically higher efficiency can be achieved in resonant regulators 
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[15][16], even if switching losses are not the only frequency-
dependent losses (e.g. in magnetic devices, where frequency 
influences both core losses and copper losses, through skin and 
proximity effects). Indeed, the trend toward high power density, high 
efficiency, and low profile in power supplies has exposed a number of 
limitations in the use of magnetic component structures too [17][18]. 
There are many resonant converter topologies, and they all operate in 
essentially the same way: a square pulse of voltage or current 
generated by the power switches is applied to a resonant circuit. 
Energy circulates in the resonant circuit, and some or all of it is then 
tapped off to supply the output. More detailed descriptions and 
discussions can be found in [19]-[22]. Resonant converters, especially 
those with an LLC half-bridge configuration (two inductors, LL, and a 
capacitor, C, also known as LLC configuration) are well suited for 
magnetic integration, permitting combination of inductors and 
transformer into a single magnetic device, with consequent higher 
achieved power density [23]. However, as a main disadvantage, these 
converters work with a variable switching frequency to control the dc 
output voltage. Indeed, because the tank circuits have only one 
resonant frequency, a variable frequency control is required, which 
can vary the converter period, keeping fixed the resonant period. 
Moreover, in these power converters voltage and current stress and 
conduction losses are usually higher: peak voltages and current values 
can be two or also three times higher than in PWM converters. As a 
consequence, higher rated power switches and rectifiers are needed, 
which however may not have very good conduction characteristics. 
High-efficiency high power density with PMW converters are 
achievable by lowering voltage and current cross-over point during 
turn-on and turn-off  transitions, minimizing effects of reverse 
recovery in rectifiers, reducing spikes created by parasitic elements, 
recovering as much of loss energy as possible and returning it to the 
power flow of the power supply. In order to achieve these objectives, 
some modifications to the standard PWM topologies can be adopted, 
like for example including active clamp reset of transformer in 
isolated converter [24]-[26], and even using new enhanced hybrid 
hard-switching/soft-switching techniques [27]. 
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Today growing popularity of the LLC resonant converter in bridge 
and half-bridge implementation is due to its high efficiency, low level 
of EMI emissions, and its ability to achieve high power density. Such 
features perfectly fit the power supply demand of many modern 
applications. In particular, several innovative techniques have been 
proposed for increasing the power conversion efficiency of such 
converters at high frequencies and many frequency-controlled 
resonant converters equipped with synchronous output rectifiers have 
been proposed in the literature for high efficiency operation at high 
input and low output voltage applications. However, a real difficulty is 
encountered by engineers working with this topology: the lack of 
information concerning the way the converter really operates in wide 
input or output range applications, for example, and, therefore, the 
way to design it in order to optimize its features. 
On the contrary, new interesting features in semiconductor devices 
together with higher efficiency technologies, like active clamp 
transformer reset and secondary side synchronous rectification in 
isolated converter, are becoming even more attractive issues. As a 
result, the new trend in power technology is towards combining the 
simplicity of PWM converters with the soft-switching characteristics 
of resonant converters. ZVS/ZVC switching commutations of power 
devices are achievable while the power transfer is realized by using 
simpler PMW techniques, with evident efficiency improvement 
especially in isolated converters (e.g. Forward and Flyback). 
In this regard, the impact of transformer leakage inductance and 
other circuit parasitic parameters (stray inductances and MOSFET 
capacitances) on isolated converter efficiency is an almost attractive 
topic. The influence of transformer leakage and magnetizing 
inductances on Active-Clamp-based converters can be properly 
considered, in order to find optimal compromise between the devices 
size and amplitude of the load range where soft-switching is 
guaranteed. Moreover, magnetizing and leakage inductance values 
should be explicitly taken into account in the efficiency evaluation of 
the design solutions, in order to avoid excessive magnetizing current, 
nevertheless permitting to store enough energy enabling active 
clamping reset. The jointly transformer and silicon devices selection 
can be investigated too, in order to guarantee overall high-efficiency 
high-power-density design solutions. 
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Considerations 
 
The scenario depicted above makes the design of power supplies a 
decision matter: which is the most appropriate arrangement of 
topology, operation mode and power devices for a given application? 
What is very important is that the answer to this question is 
customized to real world, the world of power designers who need to 
achieve a good solution for a real product which must comply with 
technical specifications but also with material and economical needs 
and market requirements, such as size, weight, cost, time to market, 
competitiveness. Such constraints become as much stressing as the 
application context moves from the very high-power, such as in 
railway traction systems, where the system development can take a 
long time and the panel of possible design solutions is sometimes very 
limited, to low powers, such as in telecom, consumer electronics and 
portable electronics, where few cents make a difference in projects 
going from hundred thousand to hundred million pieces. In such 
contexts, it is not uncommon the demand to power designers to deliver 
a working prototype of a low-power supply within few weeks, and 
sometimes in few days. In that time, a number of decisions have to be 
fixed (topology, operation mode, control type, silicon and passive 
power devices), based on a synoptic quantitative evaluation of the 
overall elements characterizing the performances of each design 
solution. 
WEB based power design tool such as the WEBENCH® from former 
National Semiconductor Corporation, now Texas Instruments, fit the 
demand for quick and reliable search of feasible power supplies 
design solutions. Most of the silicon and passive power devices 
manufacturers are now providing WEB based design tools helping 
designers to quickly evaluate parts given the context application. 
Sound models, numerical methods, design techniques and decision 
criteria are needed to setup effective algorithms allowing a quick and 
reliable investigation of power supplies design solution. To this aim, it 
is of paramount importance to achieve an adequate trade-off among: 
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 the depth of physical models of devices and their coherence with 
the realistic knowledge of the final board characteristics (e.g. 
printed circuit board layout parasitic); 
 the practical outcome of design methods (using the available 
parameters of existing real parts as base for the calculations); 
 the time sustainability and the reliability of numerical 
algorithms (intended as the summa of convergence of the 
algorithms plus repetitiveness and correctness of the results). 
In the modern context of low-power supplies design, what a good 
computer aided design tool has to guarantee is to provide a fair 
comparison among manifold differentiated design solutions and 
options, starting from which, a design choice can be done to quickly 
pass to the second step of the in-depth system analysis and board 
engineering. 
The aim of this PhD dissertation is to discuss the fundamental issues 
regarding the design of high-efficiency high-power-density isolated 
power converters, related to the transformers design and to the 
system-level analysis of functional and parametric correlations 
existing among transformers and silicon devices in the achievement of 
high efficiency. 
The research results presented in this PhD dissertation consist in 
models, methods and algorithms for the design of high-frequency and 
high efficiency in isolated switching-type converters. Achieving this 
goals has required an interdisciplinary study, which involved 
modeling problems of both magnetic devices and solid-state devices, 
with critical aspects on numerical and experimental issues. 
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The dissertation is organized as follows. 
In Chapter 1, a brief review on isolated power converters topologies 
is firstly given.  
In Chapter 2, a novel design approach for custom transformer design 
is proposed, highlighting challenging correlations among the magnetic 
core geometrical characteristics and the application in which each type 
of core might guarantee major advantages in terms of minimizing 
losses and/or sizing. 
Thermal properties of magnetic devices, needed for a complete 
magneto-electro-thermal modeling of the transformer, are discussed in 
Chapter 3. 
In Chapter 4, a novel versatile numerical method for the analysis of 
MOSFETs commutations and the evaluation of related losses in 
synchronous rectification switching cells has been proposed and 
investigated. 
Finally, in Chapter 5, the mutual constraint conditions between 
magnetic devices and solid state devices in isolated converters have 
been investigated. 
Chapter 6 is the summary of this work and illustrates future work. 
This dissertation contains four chapters presenting results published in 
journals and conference proceedings. The complete citations for these 
papers and the chapters in which they appear are provided in the 
following: 
Chapter 2 – Transformer Design Methods for Isolated Converters 
 A. De Nardo, G. Di Capua, N. Femia, “Transformer Design for 
Isolated Switching Converters Based on Geometric Form 
Factors of Magnetic Cores”, IEEE Transactions on Industrial 
Electronics, vol. 60, no. 6, pp. 2158-2166, June 2013. 
 A. De Nardo, G. Di Capua, N. Femia, G. Petrone, G. Spagnuolo, 
“Geometric-constants-based design of transformers for isolated 
switching converters”, Proceedings of 2010 IEEE International 
Symposium on Industrial Electronics (ISIE 2010), pp.844-849, 
Bari, Italy, 4-7 July 2010. 
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Chapter 3 – Temperature Effects on Transformers Design Constraints 
 G. Di Capua, N. Femia, “A novel approach to transformers 
design based on acceptability boundary curves of magnetic 
cores”, Proceedings of 2010 IEEE 12th Workshop on Control 
and Modeling for Power Electronics (COMPEL 2010), pp.1-8, 
Boulder, Colorado (USA), 28-30 June 2010. 
Chapter 4 – MOSFETs Commutations Analysis 
 G. Di Capua, N. Femia, “A Versatile Method for MOSFETs 
Commutations Analysis in Switching Power Converters 
Design”, accepted for publication in IEEE Transaction on Power 
Electronics (TPEL-Reg-2012-12-1764). 
 G. Di Capua, N. Femia, “Modeling Switching Losses in 
MOSFETs Half-Bridges”, Proceedings of 2012 IEEE 
International Conference on Synthesis, Modeling, Analysis and 
Simulation Methods and Applications to Circuit Design 
(SMACD 2012), pp. 93-96, Seville, Spain, 19-21 September 
2012. 
Chapter 5 – System Level Analysis of an Active Clamp based 
Forward Converter 
 G. Di Capua, N. Femia, “Minimizing Power Components of 
Isolated DC-DC Converters”, Proceedings of 2012 European 
Power Conversion Intelligent Motion Conference (PCIM 2012), 
pp. 1108- 1115, Nuremberg, Germany, 8-10 May 2012. 
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Chapter 1  
 




1.1 Isolated Converters Overview 
 
Isolated converters are required to provide electrical isolation 
between a high voltage source and a low voltage load. Galvanic 
isolation is required between the power source and the load both in 
off-line ac-dc applications and in high-voltage dc–dc power supplies 
in order to meet safety specifications, ensuring that there will be no 
shock hazard in using the equipment. Many safety requirements and 
standards have been established over last decades by different all over 
the world agencies (e.g. IEC in Europe or UL in the United States): all 
these isolation related specifications involved both electrical and 
mechanical issues, which may finally result as limiting factors in the 
design of Isolated Switch-Mode Power Supplies. 
Isolation must be provided and guaranteed between all the input and 
output stages of the power converter and in the control loop too. In the 
power stage galvanic isolation is typically achieved through use of a 
transformer, which provides good dielectric barrier between involved 
parts; in the feedback/control loop isolation is often provided through 
an opto-isolator [1] or digital couplers [2]. 
In particular, the transformer inclusion in the converter power stage 
ensures that: 
 secondary side circuits are protected from potentially dangerous 
transient voltages and currents present on the primary side of 
isolation; 
 ground loops between primary and secondary side are removed, 
increasing noise immunity of the secondary supply; 
 possible multiple outputs are achievable; 
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 input voltage stepping up or stepping down is allowed; 
 a negative supply from a positive supply and vice-versa is 
possible. 
 
1.2 Isolated Converters Topologies 
 




The flyback converter [3] is a buck-boost derived topology (Figure 
1.1). Its isolation is ensured by means of a flyback transformer, where 
the current does not simultaneously flow in the primary and secondary 
side. The converter uses a single FET to energize the transformer, 
utilizes a single-output diode, and does not need an output inductor, as 
this is embedded into the transformer. As a result, the current to the 
output winding is discontinuous and the output voltage ripple will be 
greater. The transformer is automatically reset by the output voltage 
during the off period and therefore does not require a reset winding. 
A flyback topology is typically the favorite topology for an isolated 
power supply when a simple low-cost solution is required. Flyback 
topologies are also very useful for generating multiple voltages: 
usually, only a single output is regulated, but it is straightforward to 
add windings to the transformer for additional voltage rails. A flyback 
converter is generally acceptable up to an output level no greater than 
150W. Above this power level, other topologies should be considered. 
In comparison to all of the other isolated topologies, the flyback 
topology uses the least components and therefore typically has the 
smallest footprint, particularly at low power levels. 
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Figure 1.1. Flyback Converter Circuit. 
 
Forward Converter 
The forward converter [3] is a buck derived topology (Figure 1.2). 
This topology uses a reset winding on the transformer to reset it. In 
particular, the maximum duty cycle is set to less than 50%, if the turns 
number of the reset winding is the same of the turns number of the 
primary winding. The forward converter is relatively simple compared 
to the bridge topologies, making it a popular choice for isolated 
supplies up to about 200W of output power. Like the flyback 
converter, it uses a single MOSFET to magnetize the primary of the 
transformer. However, because a forward is buck derived, the output 
inductor ensures continuous current flow to the output capacitor, 
which reduces the RMS ripple currents in it. 
 
Active Clamp Forward Converter 
The active clamp transformer reset technique offers many well-
documented advantages over traditional single-ended reset techniques 
[4]-[6]. This reset technique might be implemented through nor an 
High-Side (Figure 1.3(a)) nor a Low-Side (Figure 1.3(b)) active clamp 
circuit. In particular, the addition of the active clamp to the forward 
converter allows the realization of greater efficiencies through the use 
of synchronous MOSFETs, the reduction of switching losses and EMI 
in the primary MOSFET due to zero voltage switching, and the non-
dissipative reset of the transformer, recycling the leakage inductive 
energy back to the input. Traditional diodes rectification at the 
secondary side is possibly replaced by synchronous rectification (see 
Figure 1.3), especially in high current applications, ensuring higher 
efficiency. 
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Figure 1.3 Active Clamp Forward Converter Circuit, with High Side reset (a) 
and Low Side reset (b). 
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Push-Pull Converter 
The push-pull converter [3] is an interleaved forward converter, 
whose primary winding is made up of a center-tapped transformer 
(Figure 1.4). This converter uses a transformer with center-tapped 
both at primary and at secondary side. Ideal for higher power designs 
above 200W, the push-pull converter has all the benefits of a forward 
converter, while exhibiting lower input and output ripple currents 
compared to the forward, thus having smaller filter components. 
However, the MOSFETs of a push-pull converter need to be rated at 
twice the input voltage. Moreover, the push-pull converter typically 
has flux imbalances in the transformer and, as a result, magnetizing 
current is not reset to zero. Over consecutive cycles, the flux density 
in the core accumulates to higher and higher levels, eventually driving 
the core into saturation. Therefore, current-mode control should be 
used to ensure proper and complete reset of the transformer. 
 
Half-Bridge and Full-Bridge Converter 
The half-bridge and the full-bridge converter [3] are buck derived 
topologies (Figure 1.5 and 1.6, respectively). These converters use a 
transformer with center-tapped at the secondary side and are typically 
used in switching power supplies at power levels of approximately 
250W and 750W, respectively. The utilization of the transformer is 
quite good, because its magnetizing current can be both positive and 
negative and the total core B-H loop can thus be used. 
The half-bridge configuration requires only two transistors, which 
however must handle currents that are twice as large as those of the 
full-bridge converter. As a consequence, half-bridge is usually 
adopted for lower power levels, where transistors with sufficient 
current rating are readily available and where low parts count is 
important. Due to the differences in capacitances C1 and C2, the 
voltage across them will not be identical and current-mode control 
will worsen the voltage imbalance, causing the half-bridge to stop 
working. The full-bridge is usually used at higher power levels, 
because of its high parts count, which include four transistors and their 
associated driver circuits. 
  












Figure 1.6 Full-Bridge Converter Circuit. 
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Comments 
Several aspects have to be considered when comparing isolated power 
supplies topologies for a certain application. The most popular rules of 
thumb are based simply on the output power rating to switch from one 
topology to another, from flyback to full-bridge. More opportunely, 
the evaluation of a certain topology must take into account that: 
 for a given power output rating, it makes a big difference to work 
with higher current and lower voltage or with lower current and 
higher voltage, as the voltage and current ratings greatly influence 
the stresses and losses (and then the size and cost) of transformer 
and silicon devices; 
 the way the transformer is reset and the number of windings has a 
big impact on transformer size and current rating capability; 
 for any given topology, there can be different variants (e.g. diode 
rectification vs synchronous rectification, hard-switching vs soft-
switching, low-side vs high-side active clamp reset, etc., different 
combination of duty-cycle and transformer turns ratio, continuous 
conduction mode vs discontinuous conduction mode, self gate 
driving vs independent gate driving); 
 a transformer can be designed in many different ways (magnetic 
core shape and material, windings allocation and interleaving, 
gapping, planar vs wounded, etc), thus determining much 
different effects on size, losses and ringing; 
 core temperature rise must be properly limited to avoid material 
operation in conditions of unpredictable temperature and losses 
levels; 
 in power distribution architectures used in applications such as 
telecom, several multi-stage combinations of isolated and non-
isolated, regulated and unregulated, topologies can be adopted, 
with different bus voltage levels, enabling the achievement of 
better stresses distribution among the power devices and higher-
efficiency with respect to single-stage architectures. 
As a result, a model allowing to include all these elements and to 
determine a reasonably reliable estimation of the transformer 
operation, starting from physically realizable core and windings 
arrangement, is needed to correctly decide whether, for any given 
specifications set, a certain topology is suitable or not. 
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Next Chapter discusses the fundamental issues of transformers design, 
focusing on the key point regarding the selection of the most 
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Chapter 2  
 




Transformer design is the central issue in isolated switching power 
supplies design. The great interest for this topic is witnessed by the 
huge literature. Mostly discussed issues are: losses calculation and 
reduction [1]-[3], thermal modeling [4], benefits of planar vs 
conventional transformers [5]-[7]. References [8]-[10] can be assume 





Even though many commercial transformers are available today, 
many special situations occur such that the design of a custom 
transformer is required. Several types of non-standard multi-output 
dc-dc switching power supplies are used, for example, in aerospace 
applications, where many unconventional dc regulated outputs must 
be fed by a single dc input rail. Low profile, high efficiency, thermal 
stability, reliability specifications and high-power density 
requirements increase the transformer design complexity. Many 
design solutions can be allowed using different possible conversion 
topologies and considering the wide variety of magnetic cores 
available today and designers have often to fix whether feasible design 
is allowed or not by given set of design specifications. Providing a 
sound design solution is challenging and requires effective handling 
capability of several issues: 
 data of magnetic cores provided by manufacturers; 
 electromagnetic and thermal models of magnetic cores; 
 overall design equations of transformers; 
 numerical techniques to solve the design equations; 
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 make a search of a good physically realizable candidate in the 
space of design solutions; 
 matching analytical results with restrictions imposed by the 
available core sizes, by the integer windings turn numbers and by 
the physical properties of magnetic materials. 
Figure 2.1 shows a typical transformer setup, where main measures 
are highlighted. The preliminary design steps consist in selecting a 
magnetic core and determining the turns number and bar area of each 
winding, such that: 
 the ratios between secondary and primary winding voltages are as 
close as possible to the desired ones; 
 the magnetic core does not saturate; 
 the total core and copper losses do not exceed the allowed loss 
budget; 
 the core temperature is limited to avoid thermal runaway and to 
make core loss predictable; 
 skin and proximity effects into windings are prevented. 
Other design issues, like isolation, multi-layer arrangement and 
consequent estimation of high-frequency losses increase, leakage 
inductances, interleaving, shielding, have also to be faced in different 
ways depending on the voltage levels. All these elements are heavily 
conditioned by the selected core. 
 
 
Figure 2.1 Basic transformer setup. 
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The primary winding turns number n0 and the secondary windings 
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λ λ= = ∫  (1.b) 
where M(D) is the conversion ratio of the converter, λT is the 
transformer primary magnetic flux, VT is the voltage across the 
magnetizing inductance, Vi and Voj are the input voltage and the j-th 
output voltage of the power supply. The selection of core and 
windings is heavily conditioned by the duty-cycle D and the switching 
frequency fs. Higher switching frequency fs allows reducing the size of 
passive components. The duty-cycle D may greatly affect the power 
supply efficiency and cost: it jointly influences the losses and stresses 
of both semiconductor and passive power components. Therefore, a 
global design optimization of isolated switching power supplies 
should necessarily involve the consideration of the joined global 
effects of fs and D. Some guidelines regarding the duty-cycle D can be 
adopted to avoid useless exploration of design solutions which are not 
convenient. A first one is the use of Utilization Factor [11] to identify 
the range of values of D such that the overall stress on silicon devices 
is kept at minimum level, thus allowing the use of devices with 
smaller die. Other elements to be accounted for are: 
 the minimum and maximum on-time and off-time imposed by 
the switcher IC adopted to control the isolated converter; 
 the effect of the PWM current waveforms on the high-frequency 
windings loss increase effect [12]-[17]; 
 the width of input voltage range. 
All these elements together often bring to the choice reference values 
for the duty-cycle D around D=0.5. Nevertheless, the discussion 
presented in this Chapter shows that there can be reasons connected to 
the minimization of transformer core size suggesting to fix the duty-
cycle D at different reference levels. 
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Affording a preliminary investigation of possible feasible transformer 
designs can be of great help in reducing the time-to-test of 
transformers prototypes and final design. The easiest practical method 
for transformer design is based on the concept of Area Product (Ap) 
[18]-[20]. Such method is founded on a basic and intuitive concept: 
the size of the magnetic core increases with the power to be handled 
by the transformer and decreases with allowed losses.  
The method based on the concept of geometric constant Kgfe of the 
magnetic core [11] is an extension of the Ap method. It is aimed at 
achieving the transformer design by searching the conditions allowing 
to minimize the total losses and the size of the device. However, both 
Ap and the Kgfe method has some intrinsic limitations and hide some 
underhand misconceptions which do not guarantee to realize a 
straightforward and reliable achievement of these goals in any 
condition.  
The foundations of the novel method discussed in this section derive 
from a critical re-examination of the Ap and Kgfe methods, which are 
very popular both in technical literature and in many application notes 
widespread by devices manufactures. The novel approach to 
transformer design presented and discussed in the following section, 
based on two Geometric Form Factors (GFFs) of magnetic cores, is 
aimed at overcoming such limitations. The new method can be applied 
to any global power supply design and helps in easily identifying 
possible transformer solutions in critical custom designs complying 
with given losses and size constraints. Some examples will be finally 
discussed, referring to the transformer design for forward converters, 
using both wounded and planar transformers, respectively for multi 
and single output case. 
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2.2 Design methods for magnetic devices 
 
In this section the Ap and Kgfe methods are discussed.  
 
2.2.1 The Ap Design Method 
The Ap design method was firstly introduced by Colonel Wm. T. 
McLyman1 and it is still now widely used for designing inductors and 
transformers for dc-dc power converters. The Ap approach aims to 
select the size core for a magnetic device with a given operating 
frequency and output power. 
The power handling capability of a magnetic core can be determined 
by the product of the core cross section area Ac and its window area 
WA. The relationship between the product AcWA and the power output 
of the magnetic device can be derived starting from the Faraday’s law. 
In particular, the required cross section area Ac of the core can be 
obtained as in (2): 
,in rms f s ac cV f N B Aχ= ∆
 
(2) 
where Vin,rms is the applied voltage, χf is the waveform factor (χf = 4.44 
for a sinusoidal waveform and χf = 4 for a square waveform), N is the 
number of turns and ∆Bac is the maximum magnitude of the ac 
component of magnetic flux density. Solving (2) for the product 












                                                 
1 Colonel Wm. T. McLyman has fifty seven years of experience in the field of Magnetics, and holds 
fourteen United States Patents on Magnetics-related concepts. He is the author of four popular textbooks: 
“Magnetic Core Selection for Transformers and Inductors”, “Designing Magnetic Components for High-
Frequency DC-DC Converters”, “High Reliability Magnetic Devices: Design and Fabrication”, 
“Transformer and Inductor Design Handbook”. He is known as a recognized authority in Magnetic 
design. He is the President of his company called Kg Magnetics, Inc., which specializes in power 
magnetic design, which was formed and incorporated in 1985. 
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The window utilization factor Ku, which depends on the wire type, 










where Aw is the wire bar area. Solving (4) for N and multiplying for 









Thus, combining (3) and (5) and solving by WAAc, leads to: 
,w in rms
A c


























where C [m2/A] is the current density into conductors and ηT is the 
transformer efficiency. From (7) and (8), the relation (6) can be re-

















According to the Ap concept, since the window area is orthogonal to 
the core cross section area, the volume and weight of a transformer are 
uniquely determined once the area product is known [19][20]. 
However, as it can be seen from the previous relations, there are many 
variables involved in the evaluation of an appropriate size of magnetic 
cores. Thus, the power handling of the core does not grow simply in a 
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linear way according to the product WAAc, or with his volume. A 
larger transformer can work with lower power density, if the heat 
dissipated through its surface area grows less than the heat produced 
within the volume of the core. In fact, the Ap method does not consider 
any thermal issues for the magnetic devices design. Moreover, if we 
look at the different instances of (9) referred to the different isolated 










where Jmax [m2/A] is the maximum current density, kT is a topology 
constant (given for primary area allocation factor αp=0.4), which 
corresponds to: 
 0.00033 for single-output flyback converter; 
 0.00025 for multiple-output flyback converter; 
 0.00050 for forward converter; 
 0.001 for push-pull converter; 
 0.0014 for half-bridge converter; 
 0.0014 for full bridge converter. 
For specific topologies, like flyback converter, different versions of 
the Ap formula are suggested in literature. For saturation conditioned 
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(13) 
where Ip,rms is the rms primary current, Bpk is the peak flux density, 
∆Ipp is the peak-to-peak primary current, ∆Bpp is the peak-to-peak flux 
density, k1=k2=10-4(Jmax kpri) and kpri (primary copper area/window 
area) = 0.2. Both the coefficients kT, k1, k2, and the primary winding 
area allocation factor αp have standardized values, which are based on 
heuristic assumptions, often not explained in the literature [21][22]. 
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As a consequence, the transformers designed by using the Ap design 
formulas might be as well as badly performing, depending on the 
operating conditions, which are completely hidden in the design 
equations. 
 
2.2.2 The Kgfe Design Method 
The core and windings losses PFe and PCu are given by expressions 
(14) and (15): 












where the coefficients a and c depend on the material and the 
switching frequency fs. The equivalent current Itot assumes different 
formal expressions, depending on transformer type, whether wounded 
or planar. In wounded transformers, an optimal allocation of the net 
window area WAu can be achieved, so that the total copper loss PCu is 
minimized. According to [11], the cross-sectional area of the wire Awj 
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In planar transformers the windings are usually flat copper traces, 
either stamps or Printed Circuit Boards (PCB). Because of the 
industry standards for core sizes and geometries, pre-designed 
windings are used to fit the shapes of the cores. Thereafter, also cross-
sectional areas of each windings turn are quite all pre-fixed, according 
to low height of window areas and required insulation layer between 
turns. In this regard, a practical design problem lies in ensuring that 
the cross sections are large enough to conduct full load currents. 
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Therefore, the fraction αj of the net window area WAu allocated to the 
j-th winding is pre-determined based on the maximum current density 















where αj are given. Hereinafter, for whatever transformer practical 
realization, the relevant expression of Itot is implicitly considered, with 
no loss of generality. 
Given a magnetic core, in [11] it is shown that the ac component of 
flux density Bac ensuring minimum total losses in the transformer, 
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In the hypothesis that Bac = Bac,opt, the following formula (20) provides 
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 (21) 
The way formulas (19) and (20) should be interpreted is: 
 given a core characterized by a certain set of values of parameters 
WA, AC, Lm, LMLT, Kfe and β, 
 given the values of parameters D, fs, λT and Itot coming from 
power supply specifications, 
 given the value of the utilization factor Ku, 
if the operating conditions are such that the ac component of flux 
density Bac equals exactly the value given by (19), then the 
transformer realized by means of that core will dissipate its minimum 
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power, given by (20). Reference [11] shows that the geometric 
constant Kgfe given by (22) can be defined for any magnetic core: 















Accordingly, the formula (20) can be rewritten as in (23): 
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 (23) 
whose meaning is: if the condition (22) is fulfilled, then the higher the 
geometric constant Kgfe the lower the value of minimum transformer 
loss in the given operating conditions. Based on (22)(23), given the 
maximum allowed total transformer losses Ptot,max, if one wants that 
such loss equal the minimum total power losses of the transformer 
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≤ =  (24) 
whose meaning is: if there is a core whose parameters fulfill equality 
(24) then the transformer realized by means of that core will dissipate 
the power Ptot,max. Equality (24) cannot be exactly fulfilled, because 
the core parameters values are discretized and the windings turns 
numbers are integers. From (23) it is expected that a core fulfilling 
inequality (25): 
,gfe gfe refK K≥  (25) 
guarantees the transformer will have a power dissipation lower than 
the allowed Ptot,max. Inequality (25) is based on the assumption that a 
core with a bigger geometric constant Kgfe dissipates less power as 
bigger core volume is associated by default to bigger Kgfe. Then some 
overall loss reduction is expected to occur with cores having bigger 
Kgfe, because either the ac component of flux density Bac decreases 
(bigger area Ac) or/and the windings bare areas increase (bigger area 
WA). 
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The Kgfe-based transformer design flow to comply with loss budget 
Ptot,max works as follows: 
step #1 take the core having the smallest Kgfe fulfilling (25); 
step #2 verify that Bac,opt does not cause core saturation; 
step #3 calculate the winding turns numbers using (1) and 
assuming Bac = Bac,opt 
step #4 round windings turns numbers; 
step #5 verify that losses are lower than Ptot,max; 
step #6 if the core saturates, or losses exceed Ptot,max, then take 
a core having bigger Kgfe and go back to step#2. 
Several trials might be needed to exit the Kgfe based design flow, 
because inequality (25) is not a sufficient condition for transformer 
loss compliance. Indeed, two main limits affect the core search based 
on inequality (25). The first one comes from the windings turn 
numbers. The optimal value of Bac,opt given by (19) may require turns 
numbers of winding nj are non integer and smaller than unity. 
Accordingly, all turn numbers must be rounded and scaled up or down 
in order that they all are integer and the smallest one is at least equal 
to unity. As a result, windings losses can increase and the total loss 
budget could be exceeded. In addition, the assumption underlying (25) 
is that we need to increase the core size in order to reduce the losses. 
This is not necessarily true. Transformer losses are conditioned by the 
entire core geometry, rather than just by its volume. A transformer 
might dissipate less power if it is realized using a smaller core but 
characterized by particular GFFs. Formula (23) shows an inverse 
relation between the transformer losses and the geometric constant 
Kgfe, but it neglects the physical feasibility of the winding turns 
numbers allowing to fix the operating conditions given by (19). The 
turns numbers resulting from (1.a) can be non integer, and even 
smaller than unity, for Bac=Bac,opt. In conclusion, inequality (25) is not 
even a necessary condition for Ptot≤Ptot,max. This makes the Kgfe 
method unable to guarantee a straightforward and reliable core 
selection. Moreover, even though the objective of minimizing the total 
losses in the transformer might be shareable in principle, if the goal is 
to limit the transformer losses below the given budget Ptot,max, it is not 
important if that value is the minimum achievable with the selected 
core: rather, it is more important to pick up the smallest core, and the 
proper winding turn numbers, allowing to comply with the loss budget 
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Ptot,max. Putting together the windings physical feasibility constraint 
with the loss budget constraint can provide a true straightforward and 
reliable design criterion, as shown in next section. 
 
2.3 The Kc and Kf Geometric Form Factors 
 
The design method introduced in this section is aimed at the 
identification of possible transformer design solutions matching 
available magnetic cores, operating conditions and design constraints. 
The method is based on a new mathematical formulation of intuitive 
concepts underlying transformer design, not previously disclosed in 
the same formal mathematical way. This new formulation, beyond the 
interpretative benefit, provides the basis for a new design procedure 
ensuring faster and easier preliminary physical feasibility of the 
transformer design. Indeed, the goal is to achieve a straightforward 
and reliable design of the transformer, such that its total losses are 
smaller than the given budget Ptot,max and the volume of its magnetic 
core Vcore is minimized. As a further constraint, the numerical value of 
all the quantities involved in the description of the transformer must 
guarantee physical realization. In particular, all the turns numbers nj, 
j=0,..,M, must be integer and bigger than unity. 
Given any single/multi-output power supply, it is always possible to 
sort the output(s) for decreasing voltage. For example, given a step-
down topology, it can be assumed that the M-th winding of the 
transformer is terminated on the minimum voltage output. Given nM as 
integer number ≥1, the integer turns numbers nj given by (26) will all 
be ≥1: 








n round n j Mj V
 (26) 
wherein the operator “round(x)” yields the integer number closest to 
the argument x. Accordingly, the number of turns of primary winding 
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Putting the value n0 given by (27) into (28) yields the resulting 








=  (28) 
Merging (14),(15),(27) and (28) allows to explicit the constraint on 
total losses of the transformer as shown in (29): 
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(31) 
Kf and Kc are characteristic Geometric Form Factors of each magnetic 
core, whereas Γf and Γc are determined by the magnetic core material 
(β and Kfe), the application operating parameters (Voj, Ioj, j=0,..,M, D, 
λT) and the utilization factor Ku. For any given set of values {fs, D, β, 
Ku}, the selected turns number nM determines whether a core allows or 
not the design of a transformer complying with loss budget constraint 
(29). Given nM, a magnetic core will allow the realization of the 
transformer complying with (29) provided that its GFFs Kf and Kc 
satisfy the inequality (32), obtained from (29): 
'
,max
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(32) 
The two GFFs Kf and Kc provide useful insight into the core 
characteristics. The product KfKc is inversely proportional to the 
volume of the core, while the ratio Kf/Kc is a measure of the 
“stockiness” (large Ac area and/or small WA area) of the core. Figure 
2.2 show the plots of 1/(KfKc) and Kf/Kc vs the volume, respectively 
for a set of F material MAGNETICs EE cores (a) [23] and 3C94 
material FERROXCUBE EE/EI planar cores (b) [24]. Each core is 
identified by a couple of vertically aligned square and triangle 
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markers. In Figures 2.2(a)(b), bigger cores correspond to markers 
located towards the bottom-left corner of the plot area while stockier 
cores correspond to markers located towards the bottom-right corner 
of the plot area. The plot shows that cores having quite different form 
factor Kf/Kc may have the same volume, while cores having quite 
different volume may have the same form factor Kf/Kc. Given a certain 
value of the KfKc product, a core with higher Kf and lower Kc may 
involve higher core losses and lower copper losses than a core having 





Figure 2.2 Geometric form factors of: (a) EE MAGNETICs cores, (b) EE/EI 
planar FERROXCUBE cores.  
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Given nM, if the geometric constant Kf of a core is lower than the 
value Kf,max given by (32), then the total losses of the transformer 
designed with that core will certainly be lower than Ptot,max. Therefore, 
minimizing the transformer size means to find the value of nM 
allowing to make equation (32) fulfilled by the core having the biggest 
possible KfKc product. The minimum value of nM, required to prevent 
core saturation is obtained by solving (33): 
2
T oM
dc ac dc sat
c M i
VB B B B
A n V D
λ







c i sat dc
Vn round
A V D B B
λ 
=  
−    
(34) 
The Kf-Kc-based transformer design flow works as follows: 
step #1 take cores of the preferred manufacturer, material and 
shape; 
step #2 calculate GFFs Kf and Kc; 
step #3 calculate Kf,max for each core, with nM ≥max{1,nM,minsat}; 
step #4 take the core having Kf ≤ Kf,max and maximum KfKc 
product. 
Thus, no iterations and no verifications of physical reliability, loss 
budget compliance and core saturation are required. It should be noted 
that, although the previous design flow has been put in form of a 
sequence of steps, no code programming at all is required to apply the 
Kf-Kc-based method. All data, formulas and plots can be easily 
implemented using well known popular spreadsheets, as done for the 
dc-dc forward converter examples, illustrated in next paragraph. 
 
2.4 Design Examples 
 
A first example considered to illustrate the application of the Kf-Kc-
based transformer design method is related to a dc-dc multi-output 
active-clamp forward converter with 48V input voltage and seven 
outputs (case a), whose voltage and current specifications are given in 
Table I.  
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Table 2.1 Case a: Specifications for the Application Example 
 
 
For such application, the following specifications have been assumed 
too: η=92%, fs=230kHz, D=0.42, Ptot,max=1280mW (corresponding to 
5% of the maximum power dissipation). 
According to the multi-output topology, to the power converter 
handling and to the considered switching frequency, F material EE 
MAGNETICs cores have been taken into account, assuming Ku=0.6 
and β=2.68. The Kf-Kc-based transformer design flow has been 
described in previous section referring to the numerical computations 
it involves. Nevertheless, it should be noted that right side of 
inequality (32) describes a curve in the Kc-Kf plane parameterized by 
nM. The graphic representation of this curve allows an effective 
synoptic comparative view of feasible design solutions realizable 
using a set of selected magnetic cores of interest. Indeed, Figure 2.3 
shows a family of curves, each one associated to a value of nM, for 
nM=2,..,4. Each curve is classifiable as an Acceptability Boundary 
Curve (ABC). The concept of ABC has been recently introduced as a 
basis for methods of selection of power components for switching 
power supplies design [25]. That concept is now applied to 
transformer design. Square markers in Figure 2.3 label MAGNETICs 
EE cores. The cores whose markers are located below the ABC 
corresponding to a certain nM, allow the design of a transformer 
complying with the assigned loss budget Ptot,max. Changing nM 
modifies the set of cores allowing feasible design. When the turn 
number nM increases, the right portion of the ABC folds downside 
while its left portion folds upside. The way the ABCs move through 
the Kc-Kf plane, while nM goes from 2 to 4, highlights that there are 
different values of nM enabling loss-compliant transformer design with 
different cores. For certain values of nM it will be possible that some 
core having smaller volume (bigger KfKc product) allow the design of 
the transformer. Those values of nM depend on the values of GFFs Kf 
and Kc of the family of cores analyzed.  
V out1 V out2 V out3 V out4 V out5 V out6 V out7
10V 7V 5V 3,3V 10V 7V 5V
I out1 I out2 I out3 I out4 I out5 I out6 I out7
6A 9A 9A 9A 3A 3A 9A
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Figure 2.3 ABCs of magnetic cores for loss compliant transformer. 
 
The envelop of the ABCs, represented by the continuous thick black 
line in Figure 2.3, is associated to the geometric constant Kgfe. In fact, 
merging (22) and (30) yields: 
1' 2β β β
β
−
 = Γ gfe c fK K K
 
(35) 
Putting (35) in (25) provides condition (36): 
1 2'




 ≤ = Γ 
 
(36) 
Fulfilling (36) means fulfilling (25). The plot of right side of (36) is 
the mentioned envelop of the ABCs in Figure 2.3. The ABCs and their 
envelop allows a clear understanding of the misleading results that 
Kgfe-based design method can produce. For example, according to 
Kgfe-based design method, cores #3, #4 and #5 in Figure 2.3 should 
comply with maximum loss constraint. This is true only for some non 
integer value of nM, namely 1<nM<2. As this solution is not physically 
realizable, that core is not suitable for the project. In fact, for both 
nM=1 and nM=2 the values of Kf of this core is bigger than Kf,max given 
by (32): then, the transformer losses exceed Ptot,max. This example 
highlights that the Kgfe-based design method neglects the unfeasibility 
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niches in the Kf-Kc plane which correspond to the portions of plane 
bounded by the envelop (36) and the couples of ABCs corresponding 
to two successive integers values of nM. The smallest cores ensuring 
loss-compliant transformer design with integer nM are #6 and #7, both 
for nM =2. 
Figure 2.4 shows the geometric constant Kgfe and minimum total 
transformer losses vs the volume for the cores #1 to #7. The plot 
highlights that: 
 core #1 and core #2 have a too small Kgfe and total transformer 
losses exceed Ptot,max; 
 core #3, #4 and #5 have Kgfe > Kgfe,ref, nevertheless the transformer 
losses exceed Ptot,max; 
 core #6 and #7 have bigger Kgfe and quite larger volume and the 
resulting transformer losses are lower than Ptot,max; 
 core #6 has lower Kgfe and larger volume than core #7, but its 
resulting transformer losses are lower. 
Thus, it is not correct to assume that higher geometric constant Kgfe (or 
larger volume) correspond to lower total transformer power losses. 
The second example (case b) considered to illustrate the application of 
the Kf-Kc-based transformer design method is related to a single-
output dc-dc active-clamp forward converter with the following 
specifications: Vin=48V, Vout=3.3V, Iout=15A, η=92.5%, fs=230kHz, 
D=0.42 and Ptot,max=201mW (corresponding to 5% of the maximum 
power dissipation). According to the power converter handling and to 
the considered switching frequency, 3C94 material FERROXCUBE 
EE/EI planar cores have been taken into account (Ku=0.15 and 
β=2.75) and represented as square markers in Figure 2.5. 
In Figure 2.5, core #2 complies with Kgfe-based design method 
maximum loss constraint. Nevertheless, the transformer losses exceed 
Ptot,max because of the non integer value of nM. The smallest cores 
ensuring loss-compliant transformer design with integer nM are core 
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Figure 2.4 Kgfe and power losses vs core volume. 
 
 
Figure 2.5 ABCs of magnetic cores for loss compliant transformer. 
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Figure 2.6 shows the values of total transformer losses vs the turn 
number nM. Finally, Figure 2.7 shows the geometric constant Kgfe and 
minimum total transformer losses vs the volume for the cores #1 to 
#5. The plot highlights that: 
 as expected, core #1 has a too small Kgfe and total transformer 
losses exceed Ptot,max; 
 core #2 has Kgfe > Kgfe,ref, nevertheless the total transformer losses 
exceed Ptot,max; 
 core #3, #4 and #5 have bigger Kgfe and quite larger volume and 
the resulting total transformer losses are lower than Ptot,max; 
 core #5 has a very larger volume, three times the volume of core 
#3, nevertheless its resulting total transformer losses is only some 
tens mW lower than for core #3. 
The use of the single geometric constant Kgfe yields misleading 
deductions as it hides the important role of core form factor on total 
transformer power losses correctly taken into account using the two 
GFFs Kf and Kc. The GFFs Kf and Kc also allows a quick identification 
of physically realizable transformers complying with a given total loss 
budget. Further insight in GFFs Kf and Kc theory and applications are 
provided in paragraph 2.4.1 and 2.4.2. 
 
Figure 2.6 Total transformer power losses vs turns number nM.  
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Figure 2.7 Kgfe and power losses vs core volume. 
 
2.4.1 Thin cores vs Thick cores 
Using nM as parameter in Kf-Kc-based transformer design yields 
useful practical results and theoretical insight, like a mean for 
identifying the form properties of cores which help in making 
transformers physically realizable and an alternative formulation of 
the Kgfe-based design equation. The value of nM ensuring the design of 
a transformer with minimum losses can be obtained by putting equal 
to zero the derivative of the total transformer loss with respect to nM: 
1/ 2tot M c c M f f MP n K n K n
















Formula (38) highlights that stockier cores require lower nM for 
minimizing the losses. As physical realization of the transformer 
requires that nM,opt ≥ max{1,nM,minsat}, (38) can be converted in (39): 















which allows to verify the possibility to design the transformer with 
minimum total losses achievable with a certain core. Condition (39) is 
highly instructive: it shows in a clear and quantitative way that for 
high-current/low-voltage applications (big Γc and small Γf) “thin” 
cores are required (big Kf and small Kc), whereas for low-current/high-
voltage applications (big Γf and small Γc) “stocky” cores are required 
(big Kc and small Kf). This means that two transformers made with 
two different cores with the same volume (1/KfKc) and with different 
form factor (Kf/Kc) may dissipate much different power and, 
depending on the application, one can be better than the other, or vice 
versa, for the specific operating currents and voltages. Replacing (39) 
into (29) provides the minimum achievable losses of the transformer 
realized by means of a given core: 
( ) ( ) ( )2 '',
ββ β
β= Γ Γ ΓM opt c c f ftot n K KP
 
(40) 
For the realization of a transformer complying with loss budget and 
mimizing the losses at the same time it must be Ptot(nM,opt)≤Ptot,max. 
Thus, according to (40): 
( ) 12 ' ' 2,maxβ β β ββ
−
 ≤  Γ Γ Γc f tot c fK K P
 
(41) 
It can be easily verified that (41) and (25) are the same equation. 
While in [11] the geometric constant Kgfe is obtained by searching the 
Bac,opt value, the derivation illustrated in this chapter is based on 
searching the optimal value of turn number nM,opt. As both approaches 
are aimed at minimizing the transformer losses, and nM and Bac are 
related each other by (27) and (28), the nM,opt necessarily corresponds 
to Bac,opt. Of course, nM,opt is likely expected to be non integer. 
 
2.4.2 Duty-Cycle and Switching Frequency investigation 
In previous analysis the total transformer losses Ptot have been 
calculated assuming given values of switching frequency fs and duty-
cycle D. These values are supposed to derive from silicon devices 
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selection, according to stress and loss analysis. As a consequence, 
some small cores are not acceptable as there is no integer value of nM 
enabling loss compliant transformer design, like, for example, cores 
#2 in Figure 2.5. However, there can be values of duty-cycle D and/or 
of switching frequency fs which might also be acceptable for silicon 
devices, in terms of stresses and losses, making those cores 
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(43) 
Let nM,ref be the turns number according to which the transformer 
realization complies with the assumed loss budget. Then, assuming 
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Applying (44)(45) to cores #1 to #5 of Figure 2.5, yields the results 
resumed in Table 2.2. For core #2, a slight change of the duty-cycle or 
of the switching frequency is sufficient to make it acceptable: both 
these different operating conditions can be adopted without a big 
impact on stresses and losses of silicon devices. Also smaller volume 
core #1 can be adopted by accepting a 15% reduction of the duty-
cycle at the same switching frequency. Using the concept of ABCs 
descending from (34) and based on the two GFFs (35) allows several 
useful insight in feasible design solutions of transformers for high-
frequency isolated power converters. 
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Table 2.2 Duty-Cycle and Switching Frequency Obtained with (44) and (45) 
 
 
2.5 Experimental Verifications 
 
The experimental measurements of the total high-frequency high-
efficiency transformer losses in real power supplies operating 
conditions is still now a difficult task. For applications like those ones 
previously discussed, it is quite complex to evaluate losses with an 
accuracy ensuring meaningful results. In this sense, the main 
difficulties encountered are due to on-line acquisitions of transformer 
input and output current waveforms at the given switching frequency 
(usually, hundreds of kHz), switching times (tens of ns), losses rate 
(actually, transformer efficiency is estimated around 99.5%), current 
rates (tens of Amps) and current slew-rates (up to some Amps/ns) of 
the application. Experimental set-up for off-line transformer losses 
measurements [26][27] has been discussed in literature. 
Unfortunately, they involve main difficulties in reproducing realistic 
on-line operating conditions with the same relevant critical rates and 
with the same layout conditions. 
Thus, some on-line techniques for transformer losses measurement 
have been considered. Experimental activities have been realized by 
using the National Semiconductor Evaluation Boards (NSC EBs) of 
Active Clamp based Forward converter with different controllers: 
 LM5025 Active Clamp PWM controller [28]; 
 LM5026 Active Clamp PWM controller [29]. 
These NSC EBs refer to a single output Forward converter with planar 
transformer and both permit to implement Forward converter design 
corresponding to case b previously discussed has been implemented 
with these boards. For the experimental verifications the following 
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specifications have been adopted: Vin=48V, Vout=3.3V, Iout=15A÷25A, 
fs=230kHz. 
The measurements have been quite difficult for this case study, 
because of troubling currents sensing both for primary and secondary 
side at high switching frequency, 1÷2A/ns slew rate, 15Amps rate and 
very high nominal transformer efficiency (around 99.5%). Bandwidth 
and very small available space on the boards are limiting factors for 
other sensing techniques based on transformers and Hall effect 
sensors. Thus, several anti-inductive sensing resistances based 
techniques have been considered and experimented in order to obtain 
a reliable current sensing both at primary and secondary side of the 
transformer. Such techniques represent a quite conventional way of 
current sensing. Sense resistors have been inserted in series with the 
primary and the secondary side of the transformer available on the 
board: in theory, if the value of the resistor Rsense is known, the current 
flowing through the input and output port of the magnetic devices is 
determined by sensing the voltage across Rsense. This method 
obviously produces a power loss in Rsense, and therefore reduces the 
efficiency of the converter. Nevertheless, the main target of this 
experimental investigation aims at obtaining transformer losses 
measurement, by sensing current and voltage at the two port of the 
magnetic device. 
The Bourns PWR4412-2S Series resistors [30] with bare metal 
resistive element (see Figure 2.8(a)) have been used for the current 
waveforms acquisitions. These resistors have high current capability 
and low nominal inductance: nevertheless, the inductive effects 
produced by the resistances insertion cause anyway current 
waveforms delays with respect to the voltage waveform acquisitions, 
as shown in Figure 2.8(b). 
The Ohmite CS3 Series resistors [31] with four terminal precision 
current sense resistance have been adopted too: they also have non-
inductive nominal design and permit to achieve highly reliable non-
inductive performance (see Figure 2.9(a)). However, the too low 
resistance value (CS3 Series resistances range goes from 1mOhm to 
50mΩ) and the still too high inductance values (some tens of nH) of 
these sensing elements do not permit to obtain a proper current 
waveforms acquisition, as shown in Figure 2.9(b). 
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Thus, different current-sensing techniques have been investigated. In 
order to minimize the inductive effects introduced through the 
insertion of sensing elements, the channel resistances of SMD 
MOSFETs biased in the ohmic region have been adopted: drain and 
source parasitic inductances of SMD MOSFETs are usually estimated 
in some tens of pH (thus, almost three order of magnitude lower than 
the non inductive declared commercial resistors). Consequently, the 
current sensing is determined by sensing the voltage across the drain-
source of the MOSFET, provided that the drain-to-source resistance 
Rds of the MOSFET is known. As the Rds of the MOSFET is 
inherently nonlinear and has significant variations, because it varies 
with temperature, this measurement technique requires a preliminary 
calibration of the sensing MOSFETs gate-to-source voltage in order to 
detect the sensing constant through the passage of a known current 
through the MOSFET. If the calibration is well executed, this method 
can be used in many real contexts, because of the low influence of 
very small MOSFETs parasitic inductances. 
As shown in Figure 2.10, two SO8 MOSFETs have been introduced 
on the LM5025 NSC EB, for sensing current at the primary and at the 
secondary side of the transformer. A proper MOSFET has been 
chosen and introduced in series at the primary side of the transformer, 
according to voltage and current stress it is required to support: 
VISHAY Si4982DY [32] is a TrenchFET Power MOSFET suitable 
for the reference application (Vds=100V, Ids,max=2.6A, Rds,on=180mΩ). 
In Figure 2.11(a)(b) the oscilloscope screenshots of voltage at the 
transformer primary side (blue curve) and voltage across Si4982DY 
drain-to-source resistance (red curve) have been shown for Iout=10A 
and Iout=5A, respectively. The waveforms shown in Fig.2.11(a)(b) are 
very encouraging, as they are lag-free, and tremendously much clean 
than waveforms obtainable with any other on-line measurement 
technique using sensing devices which can be used in the application 
under study. 
 






. 2.8 (a) Active Clamp Forward and PWR4412-2S series resistors; (b) 
transformer primary voltage (yellow) and current (red) waveforms.  






Figure 2.9 (a) Active Clamp Forward and CS3 Series resistors; (b) transformer 
primary voltage (yellow) and current (red) waveforms.  
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(b) 
Figure 2.11 Transformer primary voltage (blue) and current (red) waveforms 
by using SO8 MOSFETs sensing resistors: for Iout=10A (a) and Iout =5A (b). 
 
Although the development of the on-line measurement technique 
based on the use of MOSFETs as sensing resistors goes beyond the 
goals of this dissertation, at the moment of this writing it is still in 
progress. Indeed, some magnetic devices and silicon devices 
manufacturing companies have expressed interest for this approach. 
Thus, further studies will be carried out also in the framework of 
future research collaborations with these companies to achieve the full 
operation of such online measurement technique. 
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Chapter 3  
 




The new design approach suggested in Chapter 2 is aimed at the 
quick identification of combinations of cores and windings ensuring 
compliance with maximum loss budget and minimum core size 
constraints. Such analysis must also be done by properly considering 
possible thermal runaway of core [1]. Therefore, a suitable Magneto-
Electro-Thermal (MET) model of the transformer is required, to be 
solved via numerical computation. 
In this chapter a complete thermal model of the transformer is 
presented, which can be used to investigate the dependency of total 
transformer losses and consequent design constraints on the 
temperature. The proposed model considers the KF-KC design 
approach as basis for the identification of the design boundary curves 
and is based on the numerical solution of non-linear MET equations of 
transformer, with the addition of constraint equations corresponding to 
the desired design optimization goals. Boundaries for the core 
parameters can be obtained, allowing quick identification of feasible 
design solutions complying with all design constraints. A design 
example regarding the transformer of a multi-output forward converter 
is presented and discussed. 
 
3.1 Transformer Thermal Model and GFFs 
 
Each commercial magnetic core is identified by a set of values WA, 
AC, Lm, LMLT. Figure 3.1 shows the shape of an EE core with relevant 
geometric measures. Such physical parameters are strongly influenced 
by the entire core geometry. At the same time, the values of WA, AC, 
Lm, LMLT strongly influence the values of the primary winding turns 
number n0 and the value Bac, which are mutually dependent design 
 46          Chapter 3. Temperature and Transformers Design Constraints 
parameters too. In particular, n0 is involved into the physical winding 
turns realization, whereas flux density Bac is a magnetic operating 
parameter. The main transformer design problem consists in fixing n0 
and Bac in such a way that the total loss and the magnetic flux density 
are jointly kept below given limits by using the smallest magnetic core 
[2]. For this goal is realistically achieved, thermal operating 
conditions of core and windings must be necessarily considered [3]-
[9]. 
 
Figure 3.1 EE cores shape and transformer geometric measures. 
 
The dependency of windings resistivity on the temperature TCu is 
expressed by (1) 
( )25( ) 1 25ρ ρ α°  = + − ° Cu T CuT T
 
(1) 
where ρ25° and αT are copper characteristic constants. The dependency 
of core losses on the temperature is more involved and it greatly 
depends on the material. In modern high frequency switching power 
supplies soft ferrites are mostly used for high-frequency magnetic 
devices. Soft ferrite show various dependency of loss density pcore(TFe, 
fs, Bac) on the temperature TFe and usually exhibit a minimum value of 
core loss density, which depends on the core material and corresponds 
to a certain value of temperature (TML), usually ranging from 40°C to 
100°C and beyond, like shown in Figure 3.2 [10]. 
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Figure 3.2 Core loss density vs core temperature (MAGNETICS Type R 
material [10]). 
 
The Minimum Loss Density Point (MLDP) location is conditioned 
by the amplitude of ac component of flux density Bac and the 
switching frequency fs. Manufacturers provide loss density thermal 
curves for discrete values of Bac and discrete values of frequency fs. If 
the core operates in the range of temperature below the MLDP 
thermal stability is guaranteed. If the operating point enters the region 
where loss density is increasing, thermal instability may occur, with 
possible rise of the core temperature up to the Curie temperature. In 
the best case, the core might theoretically reach a stable thermal 
equilibrium, depending on thermal conductivity, at some temperature 
below the Curie temperature: however, no information would be 
available about the temperature and the losses in these conditions. A 
reliable transformer design, instead, must guarantee a predictable 
operating core temperature, located sufficiently below the MLDP, and 
predictable losses. 
The core loss density pcore(TFe,fs,Bac) can be determined by extracting 
data from technical datasheets of core manufacturers. The function 
pcore is usually expressed as in (2): 






core Fe s ac s ac k Fe
k





where pk and NP are dependent on the core material type. The 
coefficients pk in (2) can be extracted by interpolation of graphs of 
loss density curves vs core temperature (see Figure 3.2). For any set of 
values of fs and Bac it is possible to get an approximated estimation of 
the corresponding value of pcore(Tfe,fs,Bac) as shown in (3): 
( ) ( ), ,
, ,
, , , ,
β
   
=       
   
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s ref ac ref
f Bp T f B p T f B
f B  
(3) 
A complete thermal model of the transformer can be obtained by 
considering the transformer thermal resistances of the thermal 
equivalent model discussed in [3]. The thermal resistance of interest 
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Figure 3.3 Transformer thermal model. 
The thermal resistances Rϑ,Fe, Rϑ,Cu and Rϑ,cf and the powers PFe and 
PCu can be all written as functions of WA and Ac, by considering the 
dependency of Lm and LMLT on WA and Ac. As a consequence, it is 
possible to write the following system of equations: 
( ) ( , )ρ γ=Cu Cu Cu c AP T A W  (7) 
( , , ) ( , )γ=Fe core Fe s ac Fe c AP p T f B A W  (8) 
= + +Cu a Cu Cu m FeT T R P R P  (9) 
Fe a m Cu Fe FeT T R P R P= + +  (10) 
, , , , ,( , , , )ϑ ϑ ϑ ϑ ϑ= = + +tot tot Cu Fe c A Cu Fe cfR R T T A W R R R  (11) 
, , ,( , , , ) /ϑ ϑ ϑ= =m m Cu Fe c A Cu Fe totR R T T A W R R R  (12) 
, , , ,( , , , ) ( ) /ϑ ϑ ϑ ϑ= = +Fe Fe Cu Fe c A Fe Cu cf totR R T T A W R R R R  (13) 
, , , ,( , , , ) ( ) /ϑ ϑ ϑ ϑ= = +Cu Cu Cu Fe c A Cu Fe cf totR R T T A W R R R R  (14) 
Depending on the specific application, different strategies can be 
applied in the transformer design, complying with maximum core 
temperature rise, maximum total loss, equalized core and windings 
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temperatures, minimum core size. Whatever design strategy is 
preferred, selection of adequate magnetic cores allowing the physical 
realization of the transformer is always the key issue. Starting point of 
the proposed design method is the characterization of cores of interest. 
For sake of clarity, let us refer here to the case of type R material EE 
cores (see Figure 3.1). Defined the geometric form factors h = D/M, w 
= F/C, d = B/D and g = L/F, the mean lengths of magnetic path and 
windings turn can be written as shown in (15) and (16): 
1/2 1/2 1/2 1/2( 1) 2 2 / 2   = + + + = +   
m m
m A c A A c cL d h h W g w A K W K A  (15) 
1/2 1/2 1/2 1/28 / 2( 1) /   = + + = +   
MLT MLT
MLT A c A A c cL h W w w A K W K A  (16) 
The four form factors h, w, d and g vary core-by-core, as shown in 
Figure 3.4 for a set of 30 Magnetics EE cores, whose main dimensions 
are included in Table 3.1. Let hA, wA, dA and gA be the average values 
of the four form factors for this set of EE cores. For each core, it is 
possible to define two equivalent values WAe and ACe such that the 
values of core and copper losses calculated according to (1) and (2) 
using the average values of the four form factors correspond to the 
losses calculated using real values of WA and AC form factors. In order 
to achieve this result, the equations system given by (17) and (18) 
must be fulfilled: 
1/2 1/2 1/2 1/2
β β
   + +   =
m m m m
ce Aa Ae ca ce c A A c c
ce c
A K W K A A K W K A
A A
 (17) 
1/2 1/2 1/2 1/2   + +   =
MLT MLT MLT MLT
Aa Ae ca ce A A c c
Ae A
K W K A K W K A
W W
 (18) 
Analytical solution of (17)(18) for WAe and Ace is not available. An 
iterative numerical method must be adopted to solve the non linear 
equations system for the given set of magnetic core, for which the 
related form factors (h, w, d, g, hA, wA, dA, gA ) and the specific 
constants ( , , , , , , ,MLT MLT MLT MLT m m m mca c ca cAa A Aa AK K K K K K K K ) should be evaluated 
from the magnetic core data available on manufacturers catalogues 
[10].  
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Figure 3.4 Form factors of EE cores. 
 
A Netwon-Raphson-based routine has been implemented in 
MATLAB®, assuming a maximum number of iteration nmax=20 and a 
minimum value of tolerance tol=1e-20. The percentage deviation of 
the (WAe, Ace) equivalent values with respect to (WA, AC) real values is 
represented in Figure 3.5(a): for each core, the discrepancy among 
equivalent values (red circles) and real values (green squares) is less 
than 10%. In Figure 3.5(b) equivalent real geometrical constants (WAe, 
Ace) and real geometrical constants (WA, AC) for EE cores are shown. 
From (17)(18) and the (WAe, Ace) equivalent values, let consider the 
equivalent GFF of each magnetic core, namely Kfeq  and Kceq. The 
percentage deviation of the (Kfeq, Kceq) equivalent values with respect 
to (Kf, Kc) real values is represented in Figure 3.6(a): the almost 
vanishing discrepancy among the equivalent values (red circle) and 
real values (green squares) confirm the reasonable use of equivalent 
geometrical constants. In Figure 3.6(b) equivalent real geometrical 
constants (Kfeq, Kceq) and real geometrical constants (Kf, Kc) for EE 
cores are shown. 
  
















h w d g
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  A  B  C  D  E  F  L  M 
0R41203EC 12,70 5,69 3,18 3,96 9,19 3,18 1,57 3,05
0R41205EC 12,70 5,69 6,40 3,96 9,20 3,20 1,57 3,05
0R41707EC 16,80 7,11 3,56 3,94 10,40 3,56 2,79 3,63
0R41808EC 19,10 8,10 4,75 5,70 14,33 4,75 2,38 4,79
0R41810EC 19,30 8,10 9,53 5,70 14,00 4,75 2,38 4,89
0R42510EC 25,40 9,65 6,35 6,40 18,80 6,25 3,30 6,10
0R42513EC 25,00 12,80 7,50 8,70 17,50 7,50 3,55 5,35
0R42515EC 25,40 15,90 6,35 12,60 18,80 6,35 3,12 6,40
0R42520EC 25,40 9,65 12,70 6,40 18,80 6,35 3,60 6,10
0R42526EC 25,00 12,80 11,00 8,70 17,50 7,50 3,53 5,37
0R42530EC 25,40 15,90 12,70 12,60 18,80 6,35 3,12 6,40
0R43007EC 30,80 15,01 7,30 9,71 19,50 7,20 5,65 6,15
0R43009EC 30,95 13,10 9,40 8,50 21,41 9,40 4,29 6,00
0R43515EC 34,20 14,10 9,30 9,80 25,50 9,30 4,70 8,00
0R43520EC 34,90 20,62 9,53 15,60 25,10 9,53 4,75 7,95
0R44011EC 40,01 17,00 10,69 10,00 27,60 10,70 5,99 8,86
0R44016EC 42,15 21,10 9,00 14,90 29,50 11,95 5,94 8,90
0R44020EC 43,00 21,00 15,20 14,80 29,50 12,20 6,75 8,65
0R44022EC 43,00 21,00 20,00 14,80 29,50 12,20 6,75 8,65
0R44033EC 42,00 32,80 20,00 26,00 29,50 12,20 5,98 9,13
0R44317EC 40,60 16,60 12,40 10,40 28,60 12,45 6,33 7,95
0R44721EC 46,90 19,60 15,60 12,10 32,40 15,60 7,54 7,87
0R45528EC 56,20 27,50 21,00 18,50 37,50 17,20 9,35 10,15
0R45530EC 56,20 27,60 24,61 18,50 37,50 17,20 9,35 10,15
0R45724EC 56,10 23,60 18,80 14,60 38,10 18,80 9,50 9,03
0R46016EC 59,99 22,30 15,62 13,80 44,00 15,62 7,70 14,49
0R46527EC 65,00 32,80 27,40 22,00 44,20 20,00 10,40 12,10
0R47228EC 72,40 27,90 19,00 17,80 56,60 19,00 9,53 16,90
0R48020EC 80,00 38,10 19,80 28,20 59,10 19,80 11,25 19,45
0R49928EC 100,30 59,40 27,50 46,85 72,00 27,50 13,75 22,65
dimensions [mm]Cores
Part Code





Figure 3.5 (a) Percentage deviation between AC-ACe and WA-WAe values; 
(b)Equivalent and real geometrical constants for EE cores. 
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Figure 3.5 (a) Percentage deviation between Kf-Kfeq and KC-Kceq values; (b) 
Equivalent and real geometrical constants for EE cores. 
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3.2 Acceptability Boundary Curve for Magnetic 
Cores Selection 
 
The following design approach is aimed at achieving magnetic core 
selection which complies with one of the following goals: 
a) given the primary turns number n0 which is desirable to use, find 
the smallest core, or 
b) given a certain core which is desirable to use, find the primary 
turns number n0, 
such that the transformer always fulfils the following constraints: 
i) the total power loss must be lower than the maximum allowed 
power loss Ptot,max; 
ii) the ac component of core magnetic flux density must be lower 
than the maximum allowed flux density Bac,max; 
iii) the core temperature must be lower than the maximum allowed 
temperature TFe,max. 
Solving problem a) means determining a Region of Acceptability 
(RoA) in the Kf-Kc plane, such that all cores having couples of 
equivalent values (Kfeq, KCeq) falling within RoA admit transformer 
design complying with constraints i)-ii)-iii). The curve bounding the 
RoA is called Acceptability Boundary Curve (ABC). Smallest cores 
allowing the transformer design can be easily detected by means of 
the concept of the ABCs [11]. 
Solving problem b) means verifying if a certain core allows the 
transformer design complying with constraints i)-ii)-iii). As the ABC 
changes with n0, solving problem b) allows to seek possible values of 
n0 such that a given core falls inside the RoA. 
Both problems a) and b) can be solved analytically only if thermal 
issues are neglected, as shown in previous chapter, by assuming 
ρ(TCu)=ρ25° and pcore=Kfe Bac β in formulas (1) and (2), respectively. In 
this case, the equations system (7)-(10) shrinks into the couple of 
equations (7)(8). However, if core thermal stability must be verified 
and the operating point has to be identified, then equations system (7)-
(10) must be solved. Indeed, there is no guarantee that solving the 
reduced equations system (7)(8) by neglecting thermal issues leads to 
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compliance with constraints i)-ii)-iii). Let then examine the difference 
among design solutions achieved with simplified solution and 
solutions found by numerical computation including thermal 
modeling. For instance, let suppose that the design objective is given 
by goal a). The choice of n0 is not a trivial problem. In fact, as 
preliminary constraint, the numerical value of the design solution for 
all transformer parameters must have physical consistence, in order to 
guarantee magnetic device physical feasibility. The port voltages are 
related each other by the conversion ratio M(D), depending on the 








n M D V
 (19) 
where m represents the number of the converter outputs. In particular, 
all the number of turns nj ( j=0,..,m) must be integer and bigger than 
unity. For whatever multi output power supply it is always possible to 
sort the outputs for decreasing voltage. Let assume, without loss of 
generality, that the m-th winding of the transformer is terminated on 
the minimum voltage output VoM, so that if the turns number +∈Mn , 
then the same constraint will be fulfilled by the turns number nj of all 
the other m-1 output windings: 
1, 1,.., ,ojj M
oM
V
n round n j m j M
V
 
= ≥ = ≠ 
 
 (20) 
where the operator round(x) provides the integer number closest to the 
argument x. According to (19) and (20), the primary winding turns 




















f n A  
(22) 
where VT is the voltage applied to the primary winding of the 
transformer during the magnetizing time Tm, which change with the 
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converter topology. From (21) and (22), constraint ii) involves that the 









V M Dn n round V dt n
B A V
       ≥ = ⋅          
∫  (23) 
The choice of minimum windings turns number nM greatly 
influences transformer design. From (20), the smaller the nM, the 
smaller all other windings turns numbers: so that, the windings length 
will decrease and cores with bigger Kc (i.e. smaller window area WA) 
can be used. However, smaller the nM, smaller also the turns number 
n0: thus, the core flux density and the resulting core losses are 
expected to increase and cores with smaller Kf  (i.e. bigger cross 
section area Ac) are needed. Moreover, small turns numbers increase 
leakage inductances. On the contrary, using higher turns numbers 
reduces leakage inductances and core flux density, but increase copper 
losses: thus, bigger Kf  and smaller Kc are needed. Consequently, both 
too small and too big windings turns numbers increase the core size. 
Based on the previous observations, for any given set of design 
specifications there will likely be some optimal value of turns 
numbers allowing the use of minimum size core. 
The model discussed in this chapter is aimed at investigating the 
effect of thermal properties of core and windings on the optimum 
turns number and core size. To this purpose ideal Non-Thermal ABCs 
(NT-ABCs) and real Thermal ABCs (T-ABCs) have been determined, 
as in the follow. 
Referring to the equivalent GFFs (Kfeq, KCeq), let consider system 
made by equations (24): 
( , , ) ( ) ( , )ρ γ=Cu Cu feq ceq Cu Cu feq ceqP T K K T K K  (24.a) 
( , , ) ( , , ) ( , )γ=Fe Fe feq ceq core Fe s ac Fe feq ceqP T K K p T f B K K  (24.b) 
( , , ) ( , , )− = +Cu a Cu Cu Cu feq ceq m Fe Fe feq ceqT T R P T K K R P T K K  (24.c) 
( , , ) ( , , )− = +Fe a m Cu Cu feq ceq Fe Fe Fe feq ceqT T R P T K K R P T K K  (24.d) 
The four equations system (24) contains six unknowns, which are: 
PCu, PFe, TCu, TFe, Kfeq and Kceq: two unknown must be fixed in order 
to get a system solution. Through the MATLAB® symbolic toolbox, 
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NT-ABCs can be obtained by solving equations (24.a)(24.b) with the 
constraint PCu+PFe = Ptot,max and assuming fixed temperatures TFe=TML 
and TCu=Ta. The symbolic expression of NT-ABC providing Kfeq as 










P n n K
K n K  (25) 








T-ABCs, instead, cannot be determined in analytical form, even 
using the MATLAB® symbolic toolbox. They can be obtained only by 
solving system (24) by means of an iterative numerical technique. 
Taking into account thermal properties of core and windings allows to 
get different types of T-ABCs, each one corresponding to different 
constraints. In particular, three different kinds of T-ABCs have been 
determined, according to the three following constraints: 
c1)  PFe+PCu = Ptot,max ; c2)  TFe=TFe,max  ; c3)  TFe=TCu . 
Constraints c1) and c2) express the compliance of transformer design 
with power loss and thermal stability constraints. Constraint c3) is of 
interest too, as having equal temperatures of core and windings means 
to have only heat flow towards outside of the transformer. Such 
condition would be optimal for heat dissipation, as there would be no 
reciprocal heating between core and windings. 
 
3.2.1 Case Study 
The transformer design of a seven outputs low power Forward 
converter is taken as case study, complying with the following 
specifications: Vi=48V, Vo1=10V@1A, Vo2=7V@1.5A, Vo3=5V@1.5A, 
Vo4=3.3V@1.5A, Vo5=-10V@0.5A, Vo6=-5V@1.5A, Vo7=-7V@0.5A, 
fs=250kHz, D=0.5, η=88%, Ptot,max=500mW, (corresponding to 8% of 
the maximum power dissipation), Ku=0.5, nM=4, Bsat=0.35 and 
TFe,max=75°C. In Figures 3.6 and 3.7, the 3D plots of {PFe, PCu, 
Ptot}and {TFe, TCu}as function of (KC, KF), obtained by means of a NR 
numerical algorithm, are shown respectively.  
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Figure 3.6 3D Surface plot of core, copper and total losses. 
 
 
Figure 3.7 3D Surface plot of core and copper temperatures.  
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Figure 3.6 shows how core, copper and total losses change 
depending on the couple of values (KC, KF). The sequence of green 
circle points where total losses equal the maximum allowed value 
Ptot,max (light grey horizontal plane) identifies the Type 1 T-ABC, 
determined by means of Newton-Raphson technique and reported in 
Figure 3.8(a). Figure 3.7 shows how core and copper temperatures 
change depending on the couple of values (KC, KF). The sequence of 
blue and red circle points where core temperature equals respectively 
the maximum allowed value TFe,max (light grey horizontal plane) and 
the windings temperature (red surface) identify the Type 2 and Type 3 
T-ABC, determined by means of Newton-Raphson technique and 
reported in Figure 3.8(a), too.  
For the given case study, both T-ABCs and NT-ABCs are shown in 
Figure 3.8(a). Blue T-ABCs are the loci of couples (KFeq, KCeq) 
ensuring TFe=TFe,max=75°C: couples (KFeq, KCeq) lying down-left side 
the blue T-ABCs correspond to cores ensuring TFe<TFe,max. Red T-
ABCs are the loci of couples (KFeq, KCeq) ensuring TCu=TFe: couples 
(KFeq, KCeq) lying down-right side the red T-ABCs correspond to cores 
ensuring TCu<TFe. Green T-ABCs are the loci of couples (KFeq, KCeq) 
ensuring Ptot=Ptot,max: couples (KFeq, KCeq) lying down-left side the 
green T-ABCs correspond to cores ensuring Ptot<Ptot,max. Magenta 
dash-dot line is the locus of couples (KFeq, KCeq) ensuring 
∆Bac<∆Bac,max: couples (KFeq, KCeq) lying down-left side the magenta 
line correspond to cores ensuring limitation of magnetic flux density 
below Bac,max. Black dash-dot line correspond to the NT-ABC: couples 
(KFeq, KCeq) lying down-left side the black NT-ABCs correspond to 
cores that, ensure Ptot<Ptot,max, neglecting thermal effects. 
Figure 3.8(a) shows that, with nM=4, the smallest cores allowing the 
design of the transformer and fulfilling the constraints c1)-c3) are #23, 
#26 and #28. Neglecting thermal effects would qualify cores #1 and 
#3 as suitable for the design. In Figure 3.8(b), similar considerations 
can be done, referring to (Ac, WA) – based NT-ABCs and T-ABCs. 
Figures 3.9 to 3.11 show the plots of magnetic cores data (KFeq, KCeq) 
together with the NT-ABCs (black dash curves) and Type 1 to 3 T-
ABCs (green, blue and red curves), for nM={3, 2, 1}. 






Figure 3.8 ABCs for nM =4 in (Kf, Kc) plane (a) and in (Ac, WA) plane (b). 
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Figure 3.10 ABCs for nM =2 in (Kf, Kc) plane. 
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Figure 3.11 ABCs for nM =1 in (Kf, Kc) plane. 
 
Let us now summarize the key points. Figures 3.8 - 3.11 show that 
the smallest cores allowing the design of the transformer and fulfilling 
the constraints c1)-c3) are: 
 for nM=4 (Figure 3.8), #23, #26 and #28; 
 for nM=3 (Figure 3.9), #15 and #17; 
 for nM=2 (Figure 3.10), #14 and #15; 
 for nM=1 (Figure 3.11), #18 and #19. 
Design solution obtained for nM=2 is preferable as there is a margin 
both in the total transformer loss and core temperature with respect to 
the maximum allowed values, whereas design solutions obtained for 
nM={1, 3, 4} are right on the bounds. Indeed, as various uncertainties 
affect real operating conditions and parameters, it is a good choice to 
stay far enough from ABCs in order to make the design solution more 
reliable. Moreover, it is possible to verify that rising nM to 5 makes 
core #30 the smallest and unique one allowing a compliant 
transformer design, with an increase of volume of a factor 2 with 
respect to core #15. Finally, for the given application, no feasible 
design solution exists for nM>5. Evidently, nM=2 is the best solution. 
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Figure 3.8(a) and Figures 3.9 - 3.11 show that the both Type 1 and 
Type 2 T-ABCs reach a certain maximum distance far from the origin, 
which identifies the minimum size cores allowing a design of the 
transformer complying with total loss (Type 1 T-ABC) or core 
temperature (Type 2 T-ABC) constraint. Plots of Figure 3.8(a) and 
Figures 3.9 - 3.11 highlight that for small turn numbers the core 
temperature constraint can become tighter than total loss one, whereas 
the opposite happens for big turns numbers. Indeed, the maximum 
distance point of the RoA moves from right bottom towards left top 
when turns number decreases, as shown in Figure 3.12. This means 
that cores with same volume but different shape are needed, 
depending on the choice of the turns number. 
The RoA extension also depends on values of TFe,max and Ptot,max and 
on duty-cycle D and switching frequency fs, which are global 
influence parameters for the isolated converter. Figures 3.13 and 3.14 
show how the RoA moves towards bottom and toward right for higher 
values of duty-cycle D and switching frequency fs, respectively. 
 
Figure 3.12 Type 1 and Type 2 T-ABCs for D=0.5, fs=250kHz, nM={2,3,4}. 
increasing nm 
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Figure 3.13 Type 1 and Type 2 T-ABCs for nM =3, fs=250kHz and 
D={0.2,0.4,0.6}. 
 
Figure 3.14 Type 1 and Type 2 T-ABCs for D=0.5, nM=3 and 
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The core selection process based on T-ABCs can be summarized as 
follows: 
step#1: select families of cores of interest and calculate h, w, d, 
and g form factors and coefficients , , ,MLT MLT m mA c A cK K K K  
using cores datasheets 
step#2: calculate average values of form factors ha, wa, da, ga and 
coefficients , , ,MLT MLT m mAa ca Aa caK K K K  
step#3: generate equivalent (Kfeq, Kceq) couples by using formulas 
(17)(18) 
step#4: generate the system of equations (24.a)-(24.d) by using 
equations (1)-(14) with data of the specific design problem 
and formulas (15)(16) for the specific type of cores 
step#5: solve the system (24.a)-(24.d) with respect to (Kf, Kc)for 
different values of winding turns number nM, with 
maximum total loss constraints and maximum core 
temperature c1) and c2), by means of a numerical 
technique (e.g. Newton-Raphson); 
step#6: plot Type 1 and Type 2 T-ABCs in the (Kf, Kc) plane 
together with equivalent (Kfeq, Kceq) couples of cores; 
step#7: repeat step#6 for different values of duty-cycle D or 
switching frequency fs; 
step#8: identify design solution allowing the use of minimum size 




An investigation about the impact of temperature on optimal physical 
and operating parameters in transformer design for isolated dc-dc 
converters has been presented in this chapter. Using proper 
geometrical parameters scaling and form factors, together with 
thermal model of cores, lead to a non linear model whose solution 
allows the generation of Acceptability Boundary Curves for series of 
values of turns numbers n0, duty-cycle D and switching frequency fs, 
which enable an effective overall view of how the shape of the core 
impacts transformer and global converter performances. Thanks to the 
ABCs it is not necessary to make loss and temperature calculations for 
each commercial core of interest and it becomes easy to compare at 
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once many cores of different manufacturers, provided they are of the 
same type (EE, ETD, etc). Magnetic cores are preliminarily 
characterized by evaluating their thermal resistances and by 
expressing all the core geometric parameters as functions of the values 
(KC, KF) of the cores. The design problem is then translated into a 
feasibility investigation problem. The result is a quick and sharp 
classification of cores in suitable and unsuitable ones for the specific 
application. Bac and turn number nM are used as tuning parameters for 
the feasibility investigation, in order to generate a set of acceptability 
regions for magnetic cores in the parametric space associated to KF 
and KC. The results regarding the design case studies discussed above 
put in evidence that, depending on the application, the impact of 
thermal properties on the selection of the cores can be not so weak. 
This means that, if the achievement of transformer size minimization 
is needed for systems integration, then thermal properties of cores 
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Chapter 4  
 
MOSFETs Commutations Analysis 
 
 
A novel method for the analysis of MOSFETs commutations and the 
evaluation of related losses and spike current issues in Switching 
Power Converters (SPC) design has been investigated. The 
Synchronous Rectification Switching Cells (SRSC) configuration, 
which is commonly used in High-Frequency High-Efficiency (H2EF) 
SPC design, is considered for the investigation. The proposed method 
is aimed at providing an effective tool for quick feasibility 
investigations and comparative evaluations among design solutions 
using different MOSFETs combinations for the design of H2EF SPCs. 
The method allows to use non-linear models of inter-electrode 
MOSFETs capacitances and adopts a novel numerical technique 
specifically developed to solve the SRSC model ensuring robust and 
fast simulations. Capacitive pulsating currents circulating through the 
MOSFETs and the SPC during commutations can be analyzed in 
detail by using the proposed method. Some examples are presented to 
show how the specific characteristics of MOSFETs and the operating 
conditions influence as the switching losses as the pulsing currents 
circulating through the SPC. 
 
4.1 State of Art and research goals 
 
A wide variety of topologies and switching techniques and several 
types of power silicon devices are adopted for switch mode power 
supplies design. Nevertheless, most of high-efficiency power supplies 
for low-voltage high-current DC-DC applications, such as Point-of-
Load (PoL) and Telecom (TLC) regulators, use couples of MOSFETs 
to form the Synchronous Rectification Switching Cell (SRSC) 
configurations, also defined as Half-Bridge Leg, shown in Figure 4.1. 
Due to their positions, the two MOSFETs are commonly labeled as 
High-Side (HS) MOSFET (QH) and Low-Side (LS) MOSFET (QL).  
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(a)   (b)   (c) 
 
Figure 4.1 Basic MOSFETs SRSC possible configurations: (a) N-channel 
MOSFETs with common source-drain;(b) N-channel MOSFETs with common 
source; (c) N-channel MOSFET and P-channel MOSFET with common source-
drain. 
 
Configurations (a) and (c) can be found in buck, boost and buck-
boost converters and in primary side of active clamp Forward and 
Flyback converters. Configuration (b) can be found in self-driven 
secondary side of active clamp Forward converters. Depending on the 
specific topology, the voltage and current sources of Figure 4.1 may 
represent either real sources (e.g. battery) or passive energy storage 
devices (inductors, capacitors). 
The model presented in this dissertation is referred to configuration 
(a), but it can be easily extended to other ones too. The focus is, in 
particular, on the analysis of switching losses and pulsating capacitive 
currents generated by MOSFETs commutations. The considered case 
studies are related to Low-Voltage High-Current (LVHC) MOSFETs, 
for which the problem of investigating numerous possible design 
alternatives is particularly important. In fact, while in Low-Voltage 
Low-Current (LVLC) dc-dc applications the use of controller IC with 
integrated MOSFETs and diode rectification is today mostly 
preferred, as it simplifies the regulator design, in most LVHC 
applications the use of external MOSFETs is still the main solution, 
due to efficiency and thermal issues. Many MOSFETs are today 
manufactured with integrated Schottky diode, specifically for PoL 
LVHC applications, in order to reduce the body-diode conduction 
losses during the dead-times and to avoid the effect of diode reverse 
recovery. However, the use of Schottky diodes increases the output 
capacitance of the MOSFET and this must be accounted for both in 
losses and in pulsating currents analysis. The selection of MOSFETs 
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for LVHC applications is then not so obvious and straightforward, in a 
scenario where the use of a very big number of different candidate 
parts and related combinations is allowed. Indeed, due to the 
increasing attention paid to energy saving issues and to the need of 
realizing small, cheap and well performing regulators, quick selection 
of couples of MOSFETs ensuring the desired trade-off is not easy. 
This is especially true in applications like FPGAs powering: in such 
context, the load is modular, and different voltage/current/power 
levels allow to use several different powering architectures each one 
requiring careful MOSFETs selection to achieve a good overall 
design. Such selection has also to take into account that the maximum 
switching frequency, which influences the size of passive components, 
is limited by MOSFETs losses [1]. 
In the following, two main issues connected to SRSC MOSFETs 
commutations in SPC operation are put in the focus: MOSFETs 
switching losses and MOSFETs capacitive currents circulating 
through the converter. The switching loss analysis is much more 
complicated than the analysis of conduction losses, as the waveforms 
of voltages and currents vds(t), ids(t), vgs(t) and igs(t) during the 
commutations must be determined. This requires to take into account 
the MOSFET capacitances and their dependence on the voltages vds(t) 
and vgs(t), which condition the transition from the interdiction region 
to the linear region passing through the saturation region. Although 
resonant techniques may help in reducing drastically the impact of the 
switching losses, they involve some complication in modeling and 
design and in increasing conduction losses. In the recent years many 
new MOSFETs have been introduced, which exhibit very small total 
gate charge and on-resistance product Qg x Rds,on [2]. So that, in many 
applications, especially PoL and TLC ones, the basic hard-switching 
cells of Figure 4.1 offer good chances for the realization of low-cost 
high-efficiency low-power supplies. In this perspective, a reliable and 
quick switching loss analysis investigation of commercial MOSFETs, 
based purely on physical parameters provided in devices datasheets, is 
highly helpful to orient the design toward effective solutions. 
MOSFETs modeling and switching losses calculation are deeply 
treated in literature [3]-[5]. Over last decades, many studies have been 
presented in literature, highlighting the key importance of a proper 
modeling of non linear MOSFETs capacitance to get correct losses 
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prediction, especially in hard switching converters, and various 
approaches to MOSFETs modeling and related parameters extraction 
have also been proposed [6]-[14]. In particular, [12]-[14] discuss 
experimental tests allowing the identification of additional parameters, 
with respect to datasheets, which provide more accurate MOSFETs 
capacitances models for the analysis of commutations. Such 
parameters describe the area modulation effects of the varying gate-
source and drain-source voltages on the inter-electrode capacitances 
during commutations. They are identified by means of empirical 
evaluations starting from experimental measurements during 
commutations. The parameters and the models obtained in this way 
are then fairly valid for the specific device under test in the operating 
conditions (voltage-current ratings, circuit layout, drivers, etc) adopted 
for the experimental tests. Libraries with MOSFETs models at 
different levels of detail are used in circuits simulators [15][16]. 
Detailed MOSFET models use the physical and geometrical 
parameters of the device and need circuit simulators. Such models are 
useful, and their use is meaningful, either when a MOSFET device is 
under design and deep characterization is needed to figure out its real 
performances and the way to optimize them, or when the MOSFETs 
for a certain power supply design have been selected and detailed 
waveforms and losses analysis is required to verify the compliance 
with loss restrictions and to for EMI analysis. Instead, if the problem 
is to design a power supply using existing commercial MOSFETs, 
sophisticated models and simulations are not needed nor they are 
useful, because the decision to select one device rather than another 
one is only based on data provided by MOSFETs manufacturers into 
datasheets, where only few fundamental parameters are available to 
globally characterize the devices in terms of power dissipation. 
Indeed, Printed Circuit Board (PCB) parasitic resistances and 
inductances also have a heavy influence on waveforms and losses 
during hard switching commutations in high-frequency power 
converters under real operating conditions [17][18]. The PCB, in turn, 
is fully defined only after that the power converter Bill of Material 
(BoM) is fixed and the layout is routed. As snubber circuits are often 
adopted to damp the oscillations caused by PCB parasitic effects, the 
switching waveforms are completely altered. Consequently, the 
detailed analysis of the effects of real MOSFETs capacitances on the 
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switching times and related losses is impeded. As a consequence, no 
meaningful and realistic experimental measurement of power 
MOSFETs switching losses in real world power converters operating 
conditions is allowed. Accurate measurements can only be valid for 
laboratory experiments realized by means of dedicated test boards, 
operated at de-rated switching frequency (tens of kHz vs hundreds kHz 
of normal conditions) which are far away from the final high-devices-
density boards of power converter bricks. Moreover, inserting probes, 
sensing devices and snubbers into a real power converter board causes 
deep modification of waveforms. So that, thinking to validation of 
models for MOSFETs losses by means of experimental measurements 
does not make much sense, as pointed out in [4]. In real world, high-
power-density high-switching-frequency power converters do not 
allow reasonable measurement at device level: only input/output rails 
voltage currents make sense for global efficiency measurements. For 
all the above reasons, there is neither a way nor a sense in trying to 
achieve accurate MOSFETs switching loss calculation (intended as 
determination of a mere number providing the value of switching 
losses of each device with a good degree of accuracy) in power 
converters, while these devices are under evaluation during the design 
of a power converter. Switching loss analysis (intended as 
comparative evaluation among the different devices to understand 
which is the impact of their main capacitive characteristics on 
switching losses) is only allowed and meaningful. Such kind of 
investigation is helpful in realizing a classification of MOSFETs and 
related technologies, in terms of application-dependent dissipation 
bent. For example, trench technology power MOSFETs are mostly 
used in PoL applications: manufacturers provide many MOSFETs 
devices whose current and voltage ratings are suitable for such 
applications (Vds=20÷30V, IF=20÷40A), having capacitive properties 
much different each other. Normally, the devices are roughly judged 
based on the numeric value of gate charge at certain voltage and 
current reference conditions (also changing from device to device) 
provided in the datasheets. MOSFETs switching losses depend, 
instead, on how the capacitances change with the drain-to-source 
voltage and a reliable analysis of MOSFETs dissipation bent must 
necessarily rely on mathematical models including such property. This 
is especially important to predict the impact of PCB stray inductances, 
to correctly size by-pass capacitors and also to verify the realization of 
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soft-switching in those applications, such as Forward Active Clamp, 
where the MOSFETs capacitances are part of the resonant ring 
ensuring the soft-switching [19]-[21]. The impact of SRSC MOSFETs 
capacitive currents circulating through the converter is important in 
terms of EMI. The voltage source appearing in the generalized 
configuration of the SRSC shown in Figure 4.1 represents, in the 
various possible converters topologies, either the input voltage (e.g. 
buck converter) or the output voltage (e.g. boost converter) or the 
difference between them (e.g. buck-boost converter). Depending on 
the converter topology, the currents needed to charge and discharge 
the output MOSFETs capacitances respectively during turn-off and 
turn-on commutations will circulate through input rail, output rail or 
both. In order to prevent undesired EMI effects of such currents in the 
input and output rails, by-pass capacitors need to be properly sized 
and tightly connected across the extreme terminals of the SRSC to 
sink the spike MOSFETs capacitive currents, whose peak amplitude 
and duration depends on how the MOSFETs capacitances change 
during the commutations. 
The goal of this investigation is to discuss a numerical model 
specifically developed to allow investigations of the dissipation bent 
properties of low-voltage high-current power MOSFETs and of the 
effects of their capacitive currents in the converters during 
commutations, by means of a novel unified model allowing the 
dynamic analysis of couples of MOSFETs in SRSC configuration. 
The proposed model allows the analysis of the two MOSFETs of the 
SRSC by means of a unified system of non linear differential 
equations including the dependence of inter-electrode capacitances on 
time-varying inter-electrode voltages. The aim of the model is to 
provide a versatile trade-off tool for quick investigation during the 
design of power converters, which can be used with different 
analytical models of MOSFETs capacitances. The application of the 
model presented in this chapter is based on the use of MOSFETs 
dynamic capacitances curves available in manufacturers datasheets, 
for which an exponential fitting is adopted to describe the non 
linearity of MOSFETs capacitances with respect to the drain-to-source 
voltage. Nevertheless, the model can be extended to more detailed 
capacitance models, like the ones discussed in [13][14], if the 
parameters are available. A robust numerical technique has been 
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developed to solve the SRSC model including the capacitance 
formulas, which requires minimum settings to achieve reliable and 
sustainable simulations. 
 
4.2 MOSFET SRSC commutations analysis 
 
The dynamic analysis of couples of MOSFETs in SRSC 
configuration can be obtained by referring to the circuit model of 
Figure 4.2. The analysis of MOSFETs losses in SRSC is usually done 
by considering the two devices separately and using some simplified 
formulas to take into account the effect of reverse recovery of low-
side body diode on the high-side MOSFET channel current and the 
losses associated to the output capacitance charge and discharge (in 
Appendix A simplified models overview for MOSFETs switching 
losses analysis is given). 
The model of Figure 4.2, instead, allow a deep and complete analysis 
of how the capacitive currents circulate through the two devices, at the 
level of detail allowed by the available capacitance model. Stray 
inductances and parasitic PCB inductances do affect the behavior of 
MOSFETs during the commutation, as discussed in [17][18]. The 
devices pin wires inductances are provided only in some datasheets, 
while PCB ones can be determined only after that the part list of the 
power converter is complete and the layout is routed. 
The model discussed in this dissertation can be used both with and 
without all these inductances. In the first part of the discussion of the 
model, the simplified schematic of Figure 4.2, which does not include 
parasitic inductances, will be adopted, to stress the main effects of 
MOSFETs capacitances. The additional equations needed for 
complete analysis including inductances are discussed at the end of 
this section and will be used in the comparison among simulation 
results and experimental measurements presented in section 4.5 of this 
chapter. 
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Figure 4.2 Circuit model: case study. 
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where Rgx=Rgdx+Rgix ( x=H,L). The characteristic equations of 
MOSFET body diode and channel currents are: 
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where x=H,L. The MOSFETs characteristic parameters Vthx, λx and βx 
can be extracted from datasheets. The factor sVdsx ={1,-1} is used in 
equations (3) to take into account that the polarity of drain-to-source 
MOSFET channel current iDSx is the same of the drain-to-source 
voltage vdsx, whereas its magnitude depend on the absolute value of 
the voltage vdsx. The elements determining MOSFETs losses in the 
circuit model of Figure 4.2 are the internal gate resistances Rgix, the 
controlled sources representing channel currents iDSx and the body-
diodes. Given any commutation occurring across a time interval [0, 
tsw], the total average commutation losses of each MOSFET are given 
by equation (4): 
( ) ( ) ( )
sw swt t







where the total dissipative drain-to-source MOSFET current is 
ilossx=iDSx-idx. If the time-domain waveforms vdsx(t), ilossx (t) and igx(t) 
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are known over the switching time interval [0, tsw], it is not necessary 
to subdivide MOSFET losses in many separate contributions 
associated to single parts and over multiple sub-intervals, nor it is 
necessary to separate the losses into additive contributions each one 
associated to a single part of the device as if it was a separate device. 
In (4), indeed, all the effects of MOSFET capacitances, which quickly 
charge and discharge during commutations and condition the vdsx(t), 
ilossx (t) and igx(t) waveforms, are included. 
The real capacitances Cgsx, Cgdx and Cdsx are non linear functions of 
the gate-to-source and drain-to-source voltages [10]-[14]. Impedance 
measurements can help in the characterization of theses capacitances 
as function of both gate-to-source and drain-to-source voltage. In 
particular, in [12] 3D graphs showing the evolution of the gate-drain 
capacitance Cgd during the switching commutations have been 
obtained: the capacitance operating points during the turn-on and turn-




Figure 4.3 Capacitance Cgd during the switching commutations: during the 
turn-on (a) and turn-off (b) event. 
 
Nevertheless, as pointed out in the previous section, in power supply 
design the most convenient power devices have to be selected, by 
quickly identifying the commercial parts ensuring the best compliance 
with efficiency vs cost vs power density trade-off objectives. In such a 
task, the basic data provided by manufacturer in the device datasheets 
are the unique resource designers can use for rapid device selection. 
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Moreover, information coming from datasheets is often insufficient for 
people who want to realize an accurate model of tested components 
[…], because datasheets don’t provide geometrical or “physics of 
semiconductor” parameters (like cell shapes and doping levels…) in 
order to derive accurate models [13][14]. 
The values of the capacitances Cgsx, Cgdx and Cdsx are tabled only for 
specific vds and vgs operating conditions [22][23]. However, they can 












The plots of Cissx, Crssx and Cossx as functions of | Vdsx | are the most 
detailed information provided by the MOSFETs manufacturers 
regarding the capacitances dependence upon the operating conditions. 
Figure 4.4 shows the Cissx, Crssx and Cossx sampled data for Vishay 
Si7806DN MOSFET [24]. The curves of Figure 4.4 can be 
approximated as a linear combination of two exponential terms, as 
shown in (6): 
ix dsx ix dsx
ox dsx ox dsx
rx dsx rx dsx
b v d v
issx ix ix aix cix
b v d v
ossx ox ox aox cox
b v d v
rssx rx rx aox cox
C a e c e e e
C a e c e e e
C a e c e e e
= + = +
= + = +
= + = +
 (6) 
where the coefficients ayx>0, byx<0, cyx>0, dxy<0, for y=i,o,r and x=L,H 
can be determined by means of MATLAB® curve fitting tool. The first 
exponential term in (6) fits the plots in the low-voltage range (e.g. 
vds<5V in Figure 4.4), where the plots show the highest rate of change, 
whereas the second exponential fits the plots in the high-voltage range 
(e.g. vds >5V in Figure 4.4). Results of MATLAB® curve fitting for a, 
b, c and d of (6) are also shown in Figure 4.4. 
 80                                Chapter 4. MOSFETs Commutations Analysis 
 
Figure 4.4 Si7806DN electrode capacitances. 
The capacitances Cgsx and Cgdx are functions of vdsx, which is not the 
voltage across their terminals: thus, they are treated as linear and 
controlled. The capacitance Cdsx, instead, depends on the voltage 
across its own terminals, and therefore it is treated as non-linear and 
non-controlled [25]. Consequently, we have: 
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Merging equations (7)-(9) with (1) yields the system of non linear 
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 (11.b) 
It should be noted that the structure of equations (11) does not 
change if a different model of the inter-electrode capacitances is 
adopted. In fact, if, for example, the parameters of model [13][14] are 
available, then the corresponding functions of capacitances 
Cgsx(vgsx,vdsx), Cgdx(vgsx,vdsx) and Cdsx(vgsx,vdsx) can be used to generate 
the coefficients (10), which will just assume a different explicit form. 
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The non linear differential equations (11) do not allow an analytical 
resolution. They can only be solved by means of numerical techniques 
[26]. Most of the classical numerical methods for solving Ordinary 
Differential Equations (ODE) solution are for non-stiff equations 
only. These methods include the simplest Euler method, the most 
widely used fourth-order Runge-Kutta method and the multi-step 
Adams method (predictor-corrector method). A detailed description 
can be found in [26] and other textbooks on the topic. Euler and 
Runge-Kutta methods are one-step methods in that they refer only to 
one previous value to determine the current value. Adams' method, 
which refers to several previous values, is quite different, but this 
method may potentially incur few function calls. Most of numerical 
methods for ODE solving can become unbearably slow when the 
ODEs are stiff. Unfortunately, ODEs are stiff in many cases of 
practical interest. 
Equations (11) are quite stiff indeed. In this cases it is very important 
to use an ODE solver that solves stiff equations efficiently also thanks 
to adequate tolerance setting. Solvers for stiff equations usually 
require to evaluate the Jacobian, which can be very expensive. 
Sophisticated solvers usually automatically switch between stiff and 
non-stiff methods to achieve good performance in both cases. These 
methods include for example the implicit Runge-Kutta methods, the 
Rosenbrock method or the Gear methods (also called as Backward 
Differentiation Formulae, BDF). Rosenbrock method is relatively 
simple to implement, but its performance is quickly degraded when 
we require higher precision. The BDF instead is a multi-step method 
and it is probably the most widely used method for stiff equations. 
Explicit methods, like forward Euler, need a very small time step to 
prevent numerical instability and to guarantee the simulation 
convergence in the solution of stiff equations, but very small time step 
may lead to very long computations. In this work, the ODE15s has 
been adopted as a reference solver to test the accuracy of the novel 
Euler-based technique discussed in the next Section, specifically 
developed to deal with system (11). 
The basic system (11) can be adopted for the analysis of the inherent 
behavior of MOSFETs during commutations, as it would be in case of 
negligible effects of PCB and MOSFTs parasitic inductances. The 
effects of parasitic inductances as in the gate loops as in the output 
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loop is easily included, to enabling the EMI analysis of current ringing 
through LSM and HSM and external loops. In particular, the 
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 = − − 
 (12) 
Thus, the user can decide which model to use, depending on the need.  
 
4.3 MOSFETs SRSC commutations analysis 
with MFE method 
 
One main issue in using ODE solvers and circuit simulators based on 
implicit methods for stiff problems is that a preliminary analysis of the 
problem to be solved is needed in order to define the proper tolerance 
for calculations. Wrong tolerance values may lead to unsustainably 
long computations or to convergence failures. The search for the right 
tolerance and for the right stiff ODEs solver may cause a dramatic 
increase of the time-to-solution. For this reason, in order to preserve 
simplicity and computational effectiveness in the solution of model 
(11)(12), a modified version of the basic forward Euler method (13): 
1
1
( ) ( ) ( )
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has been adopted, which implements a special technique for the 
generation of the adaptive time step ∆tk = tk+1-tk. Adaptive time step, 
indeed, is normally adopted for efficient and reliable numerical 
solution of ODE. Many techniques can be used, which offer different 
levels of computational efficiency depending on the problem to be 
solved and to the type of ODE solver. The solution proposed in this 
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chapter consists in using an adaptive time step method specifically 
developed for the problem under investigation to guarantee stability 
and convergence of forward Euler method (13). The idea is to exploit 
the well defined structure of the entire system of non linear equations 
(2),(3),(5),(6),(10),(11),(12) to be solved, considering that the error in 
the numerical solution depends on the local rate of change of the 
variables. 
Equations (11)(12) show that the elements mainly influencing the 
variability of the rates of changes of the state variables vdsx and vgsx are 
the MOSFETs capacitances, through the δ and γ coefficients of system 
(11), and the channel, gate and body diode current currents (the 
current Ion is fixed and the current idsH=ioff linearly depends on vdsH and 
vdsL). These influencing factors are strongly dependent on the state 
variables vdsx and vgsx. Therefore, it is reasonable to operate a control 
of the rate of change of MOSFETs capacitances, channel currents and 
body diode currents to locally adapt the time step size. The rate of 
change of currents iDSx(t), idx(t) and igsx(t) during the commutations 
vary with the position of the Operating Point (OP) of the MOSFET 
from interdiction to saturation to linear region and vice-versa. While 
the MOSFET OP moves through the saturation region, the channel 
and body diode currents iDSx(t) and idx(t) exhibit the major rate of 
change. While the MOSFET OP moves through either the interdiction 
or the linear region, vgsx(t) and igsx(t) exhibit the major rate of change. 
The maximum rate of change of igsx(t) during the commutations 
depends on the sign of the current Ion. In particular, if Ion>0, when the 
HSM turns off it releases its channel current to the LS body-diode and 
this one, in turn, releases the current to the turning on LSM channel; 
in dual manner, when the LSM turns off it releases its channel current 
to its own body-diode and this one, in turn, releases the current to the 
turning on HSM channel. In this case, the current igsH(t) will mostly be 
an exponential function of the time, excepted during the Miller region, 
wherein it is almost flat; so that, there are only two steep fronts in its 
waveform, corresponding to the gate driver turn on and turn off. The 
current igsL(t), instead, is a purely exponential function with two peaks 
corresponding to the gate driver turn on and turn off. The behavior of 
igsH(t) and igsL(t) is different when Ion<0: in this case, in fact, the HSM 
body diode will be exchanging the current with the two MOSFETs 
channels while LSM turns off and HSM turns on, whereas the LSM 
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body diode will be exchanging the current with the two MOSFETs 
channels while HSM turns off and LSM turns on. Therefore, both 
igsH(t) and igsL(t) will show a flat Miller region during the turn off of 
the relevant MOSFETs. For whatever kind of commutation, while the 
gate current igsx(t) of a device goes through the flat Miller region, the 
gate current of the other device shows a bounce caused by the voltage 
rise/fall of the switching node. 
Regarding the capacitances, their rate of change is high during the 
phases of the commutations involving quick changes of the voltage 
vdsx(t). This happens when: 
 current is fast splitting from the MOSFET channel to a body-
diode, and vice-versa: the MOSFET OP moves in this case 
through the linear region up to (or beyond) the boundary with the 
saturation region, the small negative voltage vdsx(t) is fast varying 
and consequently the capacitances are big and fast varying; 
 voltage vdsx(t) is fast varying due to the charge (discharge) of 
MOSFET output capacitance, occurring before (after) that the 
current split between the MOSFET channel and a body diode 
starts (ends): the OPs of both MOSFETs move in this case 
through the saturation region, from low to high voltage or vice-
versa depending on whether the device is turning off or on. 
According to the previous discussion, the magnitude of ∆tk can be 
fixed step-by-step based on the highest rate of change among the 
currents and the capacitances. The maximum swings expected for the 
currents iDSx(t), idx(t) and igsx(t) during the commutations can be 
approximated by ∆IDSxmax=2Ion, ∆Idxmax=Ion and ∆Igsxmax=Vdrx/Rgx 
respectively. The swing for the currents iDSx(t) is expected to be twice 
than for the currents idx(t) because of the effect of capacitive currents 
flowing through the MOSFETs channels. The maximum swing 
expected for each capacitance during the commutations can be 
approximated by its value at zero voltage ∆Cmax=Cyx(0). 
Let ∆IDSx=εIDSx∆IDSxmax, ∆Idx=εIsx∆Idxmax and ∆Igsx=εIgsx∆Igsxmax be 
respectively the maximum allowed step variations for the currents 
iDSx(t), idx(t) and igsx(t), and let ∆Cyx=εCyx∆Cyxmax be the maximum 
allowed step variation for the capacitance Cyx: then, a reference value 
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for the duration ∆tk of the time step starting at the sampling instant tk 
is given by equation (14): 
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where x=H, L, y=iss, oss, rss, ∂Cyx=dCyx/d|vdsx|. Values for εIDSx, εIdx, 
εIgsx and εCyx should reasonably fall in the range [10-3,10-2] to limit 
both the error and the computing time. From (2)(3)(6) we get: 
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If ∆tk,ref=∆tk-1, then ∆tk=∆tk,ref. In case ∆tk,ref ≠∆tk-1, in order to avoid 
sudden changes in ∆tk from one step to the subsequent one, the value 
of ∆tk is obtained from the reference value ∆tk,ref and from ∆tk-1, as 
shown in (19): 
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Equation (19) yields increase of ∆tk with respect to ∆tk-1 if the overall 
magnitude of derivatives in (14) decreases, and vice-versa. The upper 
limit of ∆tk given by (19) for ∆tk,ref>>∆tk-1 is ∆tk=∆tmax+0.5∆tk-1, which 
saturates at ∆tk=2∆tmax. The lower limit of ∆tk given by (19) for 
∆tk,ref<<∆tk-1 is ∆tk=0.5∆tk-1, which saturates at ∆tk=0. The joint use of 
(14) and (19) provides a smooth adaptation of time step ∆tk to the 
changing dynamic behavior of the MOSFETs during the 
commutations. The steepness factor α in (19) should be kept in the 
range [0.1,0.5] to ensure adequate smoothing of ∆tk variations from 
sample to sample. The value of ∆tmax can be determined based on 
MOSFETs characteristics. In particular, ∆tmax has to be settled by 
considering the phases of the commutation during which the 
maximum rate of change of state variables is slowest. This happens at 
the end of the exponential rise of the gate-to-source voltages vgsx(t) 
during the turn on of the devices. In these phase the drain-to-source 
voltage vdsx(t) is very low and the time constant τiss=CissxRgx of the 
gate circuit is maximum, due to the high value of the capacitance Cissx. 
Assuming that the turn on is almost complete when the voltage vgsx(t) 
equals the 99% of the gate driver voltage Vdrx, it can be easily proved 
that over a time step ∆t=10-4τiss the relative error involved by using 
linear approximation of the exponential rising waveform is about 10-4. 
Therefore the following setup can be adopted: 
{ }4max ,10 min issxx H Lt τ
−
=
∆ =  (20) 
The adaptive time step forward Euler technique described above can 
be used to set-up a simple and portable simulation algorithm for 
MOSFETs SRSC commutations analysis as follows. The state of each 
MOSFET is identified with numbers 0, 1 or 2 if its OP falls within the 
interdiction, saturation or linear region respectively. Table 4.1 
resumes the conditions for HSM and LSM state identification. 
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Table 4.1 Switch State truth table. 
 
 
Equations for MOSFET channel current and related derivative are 
given by (3)(15) for each state. Based on the previous outline, the 
synchronous HSM turn on and LSM turn off, and the synchronous 
HSM turn off of and LSM turn on, can be analyzed as summarized in 
the macro code sketch reported in Table 4.2. 
The HS dead-time condition and LS dead-time condition in Table 
4.2 depend on the kind of gate driver. Several proprietary adaptive 
dead time control techniques are adopted in switcher ICs. A typical 
implementation consists in fixing a built-in delay time tdelay (typically 
some tens of ns) between the detection of a threshold value (e.g. 1V) 
at the gate-source terminals of the turning off device and the trigger of 
high level on the gate drive voltage of the turning on device. This type 
of dead-time control is referred to in [27], for example, for dead-time 
loss calculation. Both HS and LS gate charge termination have been 
assumed to be achieved when the gate-to-source voltage of MOSFETs 
reaches 99%Vdr. Based on the previous arrangements, the analysis of 
the MOSFETs SRSC commutations in a buck switching power 
converter for two case studies has been realized, as illustrated in next 
Section. 
  
v gsx <V thx v gsx >V thx
|v dsx |>v gsx -V thx 0 1
|v dsx |<v gsx -V thx 0 2
 Chapter 4. MOSFETs Commutations Analysis                                 89 
Table 4.2 Synchronous Commutations Analysis 
HSM turn ON , LSM turn OFF analysis 
FETs state before the commutation: HSS=0, LSS=2. 
 vg ids vds vgs 
HS 0 0 Voff 0 
LS VdrL Ion IonRdsonL VdrL 
k=0, vgL=0, HSS=0, 
while HS dead-time condition 
k=k+1 
update vgsx(tk) and vdsx(tk) [ Eq. (11)(13)(14)] 
update LSS [Table 4.1] 
end 
vgH=VdrH, 
while HS gate charge condition 
k=k+1 
update vgsx(tk) and vdsx(tk) [Eq. (11)(13)(14)]  
update HSS and LSS [Table 4.1] 
end 
 
HSM turn OFF , LSM turn ON analysis 
FETs state before the commutation: HSS=2, LSS=0. 
 vg ids vds vgs 
HS VdrH Ion IonRdsonH VdrH 
LS 0 0 Voff 0 
k=0, vgH=0, LSS=0, 
while LS dead-time condition 
k=k+1 
update vgsx(tk) and vdsx(tk) [Eq. (11)(13)(14)] 
update HSS [Table 4.1] 
end 
vgL=VdrL, 
while LS gate charge condition 
k=k+1 
update vgsx(tk) and vdsx(tk) [Eq. (11)(13)(14)]  
update HSS and LSS [Table 4.1] 
end 
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4.4 Numerical simulation of SRSC 
commutations 
 
The goal of the examples discussed in this section is manifold. 
First, the robustness of the MFE method (13) using (14) and (19) in 
the solution of system (11)(12) based on the analytical approximations 
(6) is analyzed. To this purpose, the results obtained by solving 
system (11)(12) in MATLAB based on (13)(14)(19) are compared 
with the results obtained by using ODE15s and ODE 23s MATLAB 
routines [28] to solve the same system (11)(12) for different case 
studies. 
Second, the importance of analyzing the two MOSFETs of the SRSC 
together is shown, in order to highlight the way capacitive currents 
circulate through the MOSFETs channels and through the external 
power circuit and their consequent effects on losses and noise. 
Third, to highlight how the method discussed in this chapter allows 
to easily achieve more rigorous evaluation of losses, overcoming some 
trivial limitations of popular approximated formulas. 
 
4.4.1 Case Study #1 
The first example (case #1) is related to a buck converter case with 
the following operating parameters: Vin=6V, Vout=1.2V, Iout=1.5A, 
∆iLpp=1A, fs=1MHz, D=0.27, Rdr,ON=Rdr,OFF=2.5Ω. The Vishay 
Si7806DN [18] and the Vishay Si4620DY [23] with embedded 
Schottky diode have been considered as HSM and LSM, respectively. 
Data needed for set-up of equations (11)(12) have been extracted from 
the device datasheet. The built-in delay time tdelay of the adaptive 
dead-time control has been assumed to be 5ns. 
In Figure 4.5 the results obtained by solving system (11)(12) by 
means of MFE and of ODE15s MATLAB routines are compared. The 
MATLAB ODE15s routine has been set-up with RelTol=1e-6 and 
AbsTol=1e-6 [28]. These parameters have a heavy influence on the 
convergence and on the computing time in the solution of stiff 
systems like (11)(12). Their adequate setting is neither easy nor 
straightforward. Several attempts are needed before the right setup is 
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achieved and a good setup for a couple of MOSFETs can be bad for a 
different couple, as shown in the following examples. This makes the 
use of ODEs not so simple. 
The MFE method discussed in this dissertation, instead, is based on 
automatic setup of time step based on (14)(19)(20) for whatever 
MOSFETs couple. 
The voltage and current waveforms of Figure 4.5(a)(b) show a very 
good agreement for MFE and ODE15s. In the bottom part of each plot 
of Figure 4.5 the state time diagram (0,1,2) of both MOSFETs is 
reported (red/orange line = HSM, blue/cyan line = LSM). The Miller 
plateau is well evident in HSM gate-to-source voltage and current 
(red/orange curves) of Figure 4.4. 
The plots of Figure 4.5(c) show the ODE and MFE time steps during 
the simulation. MFE globally works with a time step ∆t much smaller 
than ODE15s. In this example, the ODE15s is much faster (about 50 
times) than MFE in the pure run of the simulation: however, a time 
much longer than the one required by MFE run of the simulation has 
been spent to find an adequate setup of ODE15s tolerances. 
 
  





Figure 4.5 MFE and ODE15s results for case #1: (a) HSM and LSM gate-to-
source voltages (top), currents (middle) and gate power dissipation (bottom); 
(c) ODE and MFE time steps during simulations. 






Figure 4.5 (Cont.) MFE and ODE15s results for case #1: (b) HSM and LSM drain-to-
source voltages (top), channel and diode currents (middle) and channel and diode power 
dissipation (bottom); (d) total capacitive current flowing through HSM channel.  
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4.4.2 Case Study #2 
The second example (case #2) is related to a buck converter with the 
following operating parameters: Vin=3.3V, Vout=1.2V, Iout=10A, 
∆iLpp=3A, fs=500kHz, D=0.43, Rdr,ON=3Ω, Rdr,OFF=2Ω, tdelay=5ns. The 
Dual N-channel Vishay SiZ790DT with embedded Schottky diode in 
parallel to LSM has been considered for the given application. Data 
needed for set-up of equations (11)(12) have been extracted from the 
device datasheet [30]. 
In this example the ODE15s with the same tolerances adopted for 
previous example do not converge to correct results. Even reducing 
the tolerances setup does not provide acceptable solutions. Therefore, 
the MATLAB ODE23s have been adopted for this second example. In 
Figure 4.5 the results obtained by means of MFE and of ODE23s are 
compared. The ODE23s tolerance set-up RelTol=1e-15 and 
AbsTol=1e-6 have been found to be suited to the case, as a result of a 
rather time consuming investigation. Instead, like in the previous 
example, no time is spent for MFE tolerance setup, as it is 
automatically achieved by means of (14)(19)(20). 
The voltage and current waveforms of Figure 4.6(a)(b) show quite 
good agreement between MFE and ODE23s during the first 
commutation. Instead, the agreement is not good for the second 
commutation (see right side plots of Figures 4.6(a)(b)). Adopting 
AbsTol=1e-7 for ODE23s yields the results shown in plots of Figures 
4.6(c)(d). This highlights that the MFE results are correct, as the 
ODE23s approach the same results of MFE if the AbsTol setting is 
decreased. Indeed, if ODE23s AbsTol is too big, the exact instants of 
dead-time termination condition are missed. Decreasing AbsTol from 
1e-6 to 1e-7 causes a big increase of ODE23s simulation time: 
accordingly, the ratio between the MFE and the ODE simulation times 
can decrease from about 20 to 2 (depending on the microprocessor 
power and on AbsTol setting, ODE simulation times can go from 
much less than 1 minute to few minutes). 
The appropriate trade-off value of ODE AbsTol to achieve correct 
simulation in a short time is not predictable. Several trials may be 
needed before an acceptable solution is found. As a consequence, 
MFE simulation times are much shorter. 
 Chapter 4. MOSFETs Commutations Analysis                                 95 
Case #1 and case #2 show that the MFE method based on 
(14)(19)(20) ensure higher reliability and lower net elaboration time 
than ODEs. Let now examine some characteristics of the waveforms 
obtained with the simulations, which are important for losses and 
circulating currents analysis, and the effect of charging/discharging 
gate-to-source and gate-to-drain capacitances of both MOSFETS 
during the commutation. 
The overshoot in HSM channel current (see Figures 4.5(b) and 
4.6(d)) is composed by Ion plus the bumps appearing in iCdsH, iCgdH, 
iCdsL and iCgdL currents, shown in Figures 4.7(a)(c)(e) for case #2, 
which are the effect of fast varying vdsH and vdsL voltages and of fast 
varying CdsH, CgdH, CdsL and CgdL capacitances (see Figures 
6(b)(d)(f)).The plots point out that both the discharging current of 
output capacitance of HSM and the charging current of the output 
capacitance of LSM pass through the HSM channel, in both 
commutations. No capacitive current passes through the LSM channel 
in commutations occurring at heavy load. So that, the total capacitive 
current iCtot=-iCdsH+iCgdH+iCdsL-iCgdL shown in Figure 4.7(l) must be 
taken into account during HSM turn ON and turn OFF. The net effect 
of the capacitive currents of Figure 4.7(l) on HSM switching losses 
depends on the magnitude of the inductor current ripple. 
The capacitive currents flowing through the HSM channel from 
drain to source are positive during the turn on and negative during the 
turn off: therefore, the HSM channel current is higher than Ion at turn 
on and lower at turn off. The plots of Figures 4.5(b) and 4.7(h) show 
that, as a consequence of such current unbalance, the channel power 
loss at HSM turn off is much lower than at the turn on. Due to the 
inductor current ripple, when the HSM turns off it is Ion=Iout+0.5∆iLpp, 
whereas when the HSM turns on it is Ion=Iout-0.5∆iLpp. 
  






Figure 4.6 MFE and ODE23s results for case #2: (a) HSM and LSM gate-to-
source voltages (top) and currents (bottom) with ODE23s AbsTol=1e-6; (b) 
HSM and LSM drain-to-source voltages (top), channel and diode currents 
(bottom) with ODE23s AbsTol =1e-6. 






Figure 4.6 (Cont.) MFE and ODE23s results for case #2: (c) HSM and LSM 
gate-to-source voltages (top) and currents (bottom) with ODE23s AbsTol =1e-7; 
(d) HSM and LSM drain-to-source voltages (top), channel and diode currents 
(bottom) with ODE23s AbsTol =1e-7. 













Figure 4.7 MFE and ODE23s with AbsTol=1e-7 results for case #2: (a)(c)(e) 

















Figure 4.7 (Cont.) MFE and ODE23s with AbsTol=1e-7 results for case #2: 

















Figure 4.7 (Cont.) MFE and ODE23s with AbsTol=1e-7 results for case #2: (g) 
HSM and LSM gate power loss; (h) HSM and LSM channel and diode power 
loss. 
  











Figure 4.7 (Cont.) MFE and ODE23s with AbsTol=1e-7 results for case #2: (i) 
ODE23s and MFE time steps during simulations; (l) total capacitive currents 
flowing through HSM channel during commutations. 
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4.4.3 Case Study #3 
Such difference may magnify the decrease of the HSM channel 
power loss at turn off and, depending of the ripple amplitude, the net 
result might be as a positive as a negative balance between HSM 
channel loss increase at the turn on and loss decrease at the turn off. 
The power loss decrease due to capacitive currents is further 
emphasized in the third example (case #3), related to a buck converter 
of case #2 operating at low load with Iout=1A. The Dual N-channel 
Vishay SiZ790DT with embedded Schottky diode in parallel to low-
side MOSFET has been considered for this case. The plots of Figure 
4.8 highlight that the body diode of HSM conducts during the dead-
time at LSM turn off while the Schottky diode of LSM conducts 
during the dead time at HSM turn off. Consequently, both MOSFETs 
exhibit hard turn off and soft turn on. This involves an equalization of 
switching losses between the two MOSFETs. The total capacitive 
current iCtot=-iCdsH+iCgdH+iCdsL-iCgdL at low load passes through LSM 
channel during LSM turn off and through HSM channel during HSM 
turn off: in both cases the current iCtot produces a channel loss 
decrease, as shown in Figure 4.8(b). 
In such a case the evaluation of Coss losses is meaningless. Due to the 
capacitive currents circulation, and to specific MOSFETs parameters, 
the net effect of the output current ripple in the specific case is to 
decrease the HSM loss and to slightly increase the LSM loss, at high 
load, while a partial split of power loss from the LSM Schottky diode 
to the HSM body diode occurs at light load.  
The above discussion highlights that the simplified formula 
0.5CossVoff2fs provides a quite coarse approximation of HSM channel 
power loss due to charge/discharge of MOSFETs output capacitances. 
It is, instead, more opportune to look for noise and possible losses 
caused by the capacitive current spikes in the external circuit. Indeed, 
external circuit resistance dissipates power during charging and 
discharging HSM and LSM capacitances as part of the net charge 
injected into or extracted from the SRSC is fed by the external voltage 
source Voff. Such loss can be calculated by means of the simplified 
formula Qd fsVoff, where Qd is the net charge exchanged during the turn 
ON and OFF of the HSM, as the current corresponding to Qd is 
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normally fed by the by-pass capacitor connected across HSM drain 
and LSM source. So that, this loss is external to the MOSFET. 
Another week point of simplified formulas for MOSFETs losses 
calculation concerns the gate losses. These are usually calculated as 
Pgate=Qg fsVdr, where Qg is the total charge transferred to/from the 
MOSFET through the gate during the commutation. Such formula is 
the average power lost in the resistance R of an RC circuit to bring the 
voltage of capacitance C from 0 to Vdr and vice-versa at a frequency fs. 
Considering Pgate=QgfsVdr as the loss taking place into the MOSFET 
gate is not correct for two reasons. First, only part of the resistance in 
the charging/discharging gate circuit, namely Rgi, belongs to the 
MOSFET, whereas the other part, Rgd, belongs to the driver, so that 
part of the power dissipation ascribed to the MOSFET occurs into the 
driver instead. Moreover, during each commutation the voltage of the 
two capacitances Cgs and Cgd are not equal, as Vgs swings between 0 
and Vdr whereas Vgd swings between -Voff and RdsIon. In other words, 
Cgs and Cgd cannot be seen as two capacitances truly in parallel 
between gate and source, as well as Cds and Cgd are not truly in parallel 
between drain and source, during the MOSFET commutations. 
  






Figure 4.8 MFE simulation results for case #3: (a) HSM and LSM gate-to-
source voltages (top) and currents (middle) and gate power loss (bottom), (c) 
MFE time step during the simulation. 






Figure 4.8 (Cont.) MFE simulation results for case #3: (b) HSM and LSM 
drain-to-source voltages (top), channel and diode currents (middle) and 
channel power loss (bottom); (d) total capacitive current flowing through HSM 
channel (right side plot) and LSM channel (left side plot).  
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Table 4.3 resumes the results of the HSM and LSM gate loss 
calculation, obtained by using the formula Pgate=Qg fsVdr, based on 
datasheet values of Qg at Vdr =4.5V. The results of simulations based 
on the MFE method discussed in this chapter allows a more 
appropriate and simple global analysis of charges flows and of related 
losses. Table 4.4 and 4.5 report, respectively, the results of the 
calculation of charges entering and exiting the gate and the drain 
terminals of HSM and LSM during the two commutations, and the 
calculation of channel and gate losses, for the three cases studies 
discussed above. 
The formulas adopted for the calculation of charges and losses are 
shown in (21), where N represents the total number of points resulting 
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There is an evident discrepancy between the gate losses of Table 4.3 
and Table 4.5. Although the results of Table 4.5 are not intended to be 
exact (they depend on the use of model of the capacitances obtained 
from the small signal curves available in the datasheets), they show 
that a big amount of losses caused by the gate charge transfer is 
external to the MOSFET and cannot be ascribed to it. 
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Table 4.3 Gate losses calculated with the approximated formula Pgate=QgfsVdr. 
 
 
Table 4.4 HSM and LSM gate and drain charges during commutations. 
 
 
Table 4.5 HSM and LSM gate and drain losses during commutations. 
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The MOSFETs capacitive currents shown in Figures 4.5(d), 4.7(l) 
and 4.8(d) flow through the external by pass capacitor connecting the 
HSM drain and the LSM source which prevents their circulation 
through the line rail or the load rail or both, depending on the 
topology. The charge injected into the by-pass capacitor is given by 
Qd values in Table 4.4. Such charge divided by the allowed voltage 
variation ∆Voffmax provides the minimum required by-pass capacitance 
Cmin=Qd/∆Voffmax.  
 
4.5 Experimental Tests 
 
The model (11)(12) has been adopted to simulate the MOSFET SRSC 
in the LM2743 National Semiconductor Evaluation Board [31] of 
Figure 4.9(a), corresponding to case #1, with: Vi =6V; Vo=1.2V; 
Io=1.44A; ∆iLpp=1A; fs=963kHz; dead time=15ns; Rgdon=2Ω; Rgdoff=2Ω; 
Rgdext=2.2Ω. The measurement set-up is shown in Figure 4.9(b) and its 
main components parameters are resumed in Table 4.6. 
 




Devices Part Number Manufacturer Main Attributes
HS and LS MOSFETs Si9926BDY Vishay v DS =20V, R ds,on =24mΩ 
Output Inductors DR73-1R0 Cooper L =1µH, I rms =5.3A, DCR =10.2mΩ
Input Filter Capacitors 2x12103D106MAT AVX (Ceramic) C =10µF, V =25V
Output Filter Capacitors 6TPD470 Sanyo C =470µF, V =6.3V, ESR =10mΩ 







Figure 4.9 (a) LM2743 Evaluation Board , (b) measurement set-up. 
 
Two additional Si4982DY MOSFETs are mounted on the original 
board. They are kept permanently ON and their resistances (Rsi and 
Rso in Figure 4.9(b)), are used to sense the current entering the SRSC, 
idsH, and the current exiting the SRSC, iLout, in order to minimize the 
parasitic inductances. The current of LSM is given by idsH-iLout. The 
values of Rsi and Rso can be easily calibrated by means of a reference 
current. The parasitic inductances in the MOSFETs gate and line 
branches have been estimated as follow: LgH=9.5nH, LgL=9.5nH, 
Loff=5nH. Figure 4.10 shows the oscilloscope screenshots of the 
voltages V1, V2, V3, V4 and Vsw. 
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(a) blue=V1, yellow=V2, magenta=V1-V2, green=Vsw 
 
 
(b) blue=V3, yellow=V4, magenta=V3-V4, green=Vsw 
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The HSM and LSM drain-to-source currents obtained with 
simulations based on model (11)(12) and with experimental 
measurements are shown in Figure 4.11. The comparison puts in 
evidence that the MFE method introduced to solve the non linear 
model (11)(12) allows reliable simulations even including  parasitic 
inductances characterizing the SRSC MOSFETs as well as the 
external circuit. If parasitic parameters are correctly modeled, the 
agreement between simulations and measurements can be very good. 
Moreover, the method also allows to detect behaviors of the 
switching cell which are determined by the joined effect of elements 
characterizing the operation of the driver and elements characterizing 
the MOSFETs. For example, the two prominent current peaks 
appearing at the turn on and at the turn off of the HSM are not due to 
MOSFETs capacitances nor to diode reverse recovery (indeed a 
Schottky diode is in parallel to the LSM): they are due to a slight 
cross-conduction of the two MOSFETs during the commutations 
caused by the specific dead-time set-up of the IC, which is too short 
for the particular couple of MOSFETs considered in the example.  
 
Figure 4.11 Comparison between simulation results and experimental 
measurements.  
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The method presented in this dissertation can then be used to test 
MOSFETs capacitive models as well as to make the identification of 
parasitic elements and specific operation of IC switchers influencing 
the MOSFETs commutations and related losses and noise, thus 
helping in the detection of the most opportune combinations of power 
and control devices. 
 
4.5.1 Experimental Activity improvements 
As discusses in Chapter 2, the experimental losses measurements for 
high-frequency high-efficiency devices, like in case of the switching 
cell discussed in this Chapter, is a complex task which has often 
limited practical value in terms of real possibility to ascribe certain 
characteristics of the observed wave-shapes to the physical properties 
of the device under test rather than to the wide variety of collateral 
parasitic elements and limitations of the measurements circuit and 
systems. Indeed, in most cases, none of the experimental investigation 
approaches provide the physical insights of MOSFET switching 
operation [4]. 
The on-line measurement technique based on the use of MOSFETs 
as sensing resistors illustrated in Chapter 2 has been also investigated 
and adopted in order to achieve losses estimation in synchronous 
rectification switching cells. As case study, let us refer to a 
synchronous buck converter with the following specifications: 
 Vin=6V, Vout=3.3V, Iout=1.5A, fs=100kHz. 
The circuit schematic of Figure 4.12 represents a proof of concept 
for this experimental measurements investigation. The Texas 
Instruments TPS2836/7 gate driver [32] with dead-time control has 
been selected for this application. Two N-channel MOSFET 
SI4410DY [33] and a dual N-Channel MOSFET Si4936CDY [34] 
have been selected as HSM, LSM and sensing MOSFETs, 
respectively.  
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Figure 4.12 Circuit schematic adopted for experimental verification. 
 
 
A first layout has been developed and realized using the Circuit 
Prototyping System T-Tech Quick Circuit 5000, available in the 
Power Electronics and Renewable Sources Laboratory of Salerno 
University. Layout and resulting board are shown in Figure 4.13(a) 
and 4.13(b), respectively. The preliminary sensing waveforms 
obtained with this board are characterized by high parasitic 
inductances, resulting in high di/dt paths and marked oscillations the 
waveforms commutation, as shown in Figure 4.14. 
  








Figure 4.13 First layout (a) and mounted board (b). 
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Figure 4.14 Experimental waveforms obtained with the first board: input 
current (red), HSM gate-to-source voltage (green), LSM sensing drain-to-
source voltage (yellow), HSM sensing drain-to-source voltage (blue). 
 
In order to improved the measurements, a new layout has been 
investigated, pursuing the following goals: 
 minimize the loop area enclosed by HSM and LSM and input 
capacitor; 
 minimize the gate loop area for HSM and LSM and their return 
paths; 
 keep inductor very close to switching node, in order to stem the 
effects of high dv/dt node; 
 minimize stray inductance in the power path. 
The layout has been realized and the board has been mounted. They 
are shown in Figure 4.15 and 4.16, respectively. Preliminary test 
results are shown in Figure 4.17, where parasitic inductances effects 
are still quite evident. At the moment of this writing, experimental 
activities are still in progress. The on-line measurement technique 
based on the use of MOSFETs as sensing resistors goes beyond the 
goals of this dissertation. However, for completeness, experimental 
activities have been documented mainly because they have shown 
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very interesting future perspectives: in fact, some magnetic devices 
and silicon devices manufacturing companies have expressed interest 
for this approach. Thus, further studies will be carried out also in the 
framework of future research collaborations with these companies, to 








Figure 4.15 Second layout: top layer (a) and bottom layer (b). 
 
 










Figure 4.16 Second mounted board: top layer (a) and bottom layer(b). 
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Figure 4.17 Experimental waveforms obtained with the second board: HSM 




The MFE method presented in this chapter allows to analyze the 
capacitive currents and the switching losses of couples of MOSFETs 
realizing the half-bridge elementary cell used in most of high-
efficiency switching converters. The couple of MOSFETs is described 
by a unified system of non linear differential equations, based on the 
representation of MOSFET electrode capacitances as double 
exponential functions of the drain-to-source voltage. A dedicated 
Modified Forward Euler technique has been developed to solve the 
stiff non linear switching cell model, allowing the use of different 
types of capacitive models. The proposed solution technique provides 
a better trade-off between computing times and solution accuracy 
compared to implicit ODE solution routines, thanks to an adaptive 
time step control specifically developed to provide accurate and fast 
solution of the non linear differential equations describing the couple 
of MOSFETs. The waveforms obtained using the method presented in 
this dissertation allow more accurate switching analysis and loss 
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calculation with respect to simplified models presented in technical 
literature. One of the most important results achievable by using the 
proposed method consists in a more realistic analysis of MOSFETs 
capacitive currents during the commutations and in the correct 
determination of their magnitudes and paths through the MOSFETs 
and the external circuit, thus also supporting EMI and PCB issues 
investigations. A major benefit of the method presented in the chapter 
consists in providing a way to quickly analyze MOSFETs 
commutations with minimum coding, not requiring the use of circuit 
simulators. 
The MFE method is best suited for loss analysis needed for 
MOSFET selection in high-efficiency converters design as it allows 
quick and reliable comparative evaluation of different MOSFET 
couples. Accordingly, in the future development of this research, the 
numerical model discussed in this chapter will be integrated in a more 
general algorithm, aimed at realizing the automatic detection of 
MOSFETs combinations ensuring minimization of total losses for 
whatever converter topology using synchronous rectification 
configurations like the ones of Figure 4.1. 
In next chapter, the capability of the model to treat MOSFETs 
commutations including stray inductances will be exploited in the 
search of MOSFETs and transformers whose parasitic capacitances 
and leakage inductances, respectively, combined in such a way to 
ensure soft switching and total losses minimization in isolated 
converter topologies using synchronous rectification, like high-current 




[1] M. Taherbaneh, A.H. Rezaie, H. Ghafoorifard, M. Mirsamadi, 
M.B. Menhaj, “A Trade-Off between the Efficiency, Ripple and 
Volume of a DC-DC Converter”, Journal of Power Electronics, 
KIPE, vol. 11, no. 5, pp. 621-631, September 2011. 
 
[2] F. Lee, Q. Li, “High Frequency Integrated Point-of-Load 
Converters: Overview”, IEEE Transactions on Power 
Electronics, vol. PP, no. 99, pp. 1, 0. 
 120                                Chapter 4. MOSFETs Commutations Analysis 
[3] M. Rodríguez, A. Rodríguez, P.F. Miaja, D.G .Lamar, S. 
Zúniga, “An Insight into the Switching Process of Power 
MOSFETs: An Improved Analytical Losses Model”, IEEE 
Transactions on Power Electronics,vol.25, no.6, pp.1626-1640, 
June 2010. 
 
[4] Y. Xiong, S. Sun, H. Jia, P. Shea, Z.J. Shen;“New Physical 
Insights on Power MOSFET Switching Losses”, IEEE 
Transactions on Power Electronics, vol.24, no.2, pp.525-531, 
Feb. 2009. 
 
[5] Ren Yuancheng, Xu Ming, Zhou Jinghai, F.C. Lee, “Analytical 
loss model of power MOSFET”, IEEE Transactions on Power 
Electronics, vol.21, no.2, pp. 310- 319, March 2006. 
 
[6] I.K. Budihardjo, P.O. Lauritzen, H.A. Mantooth:“Performance 
requirements for power MOSFET models”, IEEE Transactions 
on Power Electronics, Vol.12, no.1, pp. 36-45, 1997. 
 
[7] Wang Jianjing, H.S.-H Chung, R.T.-H. Li, “Characterization 
and Experimental Assessment of the Effects of Parasitic 
Elements on the MOSFET Switching Performance”, IEEE 
Transactions on Power Electronics, vol.28, no.1, pp.573-590, 
Jan. 2013. 
 
[8] W. Eberle, Z. Zhiliang, L. Yan-Fei, P.C. Sen, “A Practical 
Switching Loss Model for Buck Voltage Regulators”, IEEE 
Transactions on Power Electronics, vol.24, no.3, pp.700-713, 
March 2009.  
 
[9] K. Shah, K. Shenai, “Simple and Accurate Circuit Simulation 
Model for Gallium Nitride Power Transistors”, IEEE 
Transactions on Electron Devices, vol.59, no.10, pp.2735-2741, 
October 2012.  
 
[10] K. Shenai, C. Cavallaro, S. Musumeci, R. Pagano, “Modeling 
low-voltage power MOSFETs as synchronous rectifiers in buck 
converter applications”, 38th IAS Annual Meeting. Conference 
 Chapter 4. MOSFETs Commutations Analysis                                 121 
Record of the Industry Applications Conference, 2003, vol.3, 
no., pp. 1794- 1801 vol.3, 12-16 Oct. 2003.  
 
[11] G. Consentino, G. Ardita, “A simplified and approximate power 
MOSFET intrinsic capacitance simulation: Theoretical studies, 
measures and comparisons”, IEEE International Symposium on 
Industrial Electronics, (ISIE 2008), vol., no., pp.38-43, June 30 
2008-July 2 2008.  
 
[12] A. Karvonen, T. Thiringer, “MOSFET modeling adapted for 
switched applications using a state-space approach and internal 
capacitance characterization”, International Conference on 
Power Electronics and Drive Systems, (PEDS 2009), vol., no., 
pp.1107-1112, 2-5 November 2009.  
 
[13] G. Verneau, L. Aubard, J.C. Crebier, C. Schaeffer, J.L. Schanen, 
“Empirical power MOSFET modeling: practical 
characterization and simulation implantation”, Proc. of the 37th 
IAS Annual Meeting Industry Applications Conf. (2002), vol.4, 
no., pp. 2425-2432.  
 
[14] L. Aubard, G. Verneau, J.C. Crebier, C. Schaeffer, Y. Avenas, 
“Power MOSFET switching waveforms: an empirical model 
based on a physical analysis of charge locations”, Proc. of the 
IEEE 33rd Annual Power Electronics Specialists Conf. (2002), 
vol.3, pp. 1305-1310.  
 




[16] MOTOROLA SEMICONDUCTOR, “Spice Model for TMOS 
Power MOSFETs”, AN1043.  
 
[17] Z. Zhiliang, F. Jizhen, L. Yan-Fei, P.C. Sen, “Switching Loss 
Analysis Considering Parasitic Loop Inductance With Current 
Source Drivers for Buck Converters”, IEEE Transactions on 
Power Electronics, vol.26, no.7, pp.1815-1819, July 2011. 
 
 122                                Chapter 4. MOSFETs Commutations Analysis 
[18] F. Jizhen, Z. Zhiliang, L. Yan-Fei, P.C. Sen, “MOSFET 
Switching Loss Model and Optimal Design of a Current Source 
Driver Considering the Current Diversion Problem”, IEEE 
Transactions on Power Electronics, vol.27, no.2, pp.998-1012, 
February 2012. 
 
[19] Bor-Ren Lin, Kevin Huang, David Wang, “Analysis, design, and 
implementation of an active clamp forward converter with 
synchronous rectifier”, IEEE Transactions on Circuits and 
Systems I: Regular Papers, vol.53, no.6, pp.1310-1319, June 
2006.  
 
[20] Tsai-Fu Wu, Yong-Dong Chang, Chih-Hao Chang, Jeng-Gung 
Yang, “Soft-Switching Boost Converter With a Flyback Snubber 
for High Power Applications”, IEEE Transactions on Power 
Electronics, vol.27, no.3, pp.1108-1119, March 2012.  
 
[21] L. Jiang, S. Li, C. Mi, C.Yin, J. Li, “An Improved Soft-Switching 
Buck Converter with Coupled Inductor”, IEEE Transactions on 
Power Electronics, vol. PP, no. 99, pp. 1, 0.  
 
[22] K. Li, A. Videt, N. Idir, “Multi-Probe Measurement Method for 
Voltage-Dependent Capacitances of Power Semiconductor 
Devices in High Voltage”, IEEE Transactions on Power 
Electronics, vol. PP, no. 99, pp. 1, 0.  
 
[23] Z.-N. Ariga, K. Wada, T. Shimizu, “TDR Measurement Method 
for Voltage-Dependent Capacitance of Power Devices and 
Components”,IEEE Transactions on Power Electronics, vol.27, 
no.7, pp.3444-3451, July 2012.  
 
[24] Vishay, Si7806DN N-channel MOSFET datasheet, 
http://www.vishay.com/docs/71869/71869.pdf 
 
[25] F. Kouřil, K.Vrba, Non-linear and parametric circuits: 
principles, theory and applications, Ellis Horwood.  
 
 Chapter 4. MOSFETs Commutations Analysis                                 123 
[26] W.H. Press, S.A. Teukolsky, W.T. Vetterling, B.P. Flannery, 
Numerical Recipes: The Art of Scientific Computing, Cambridge 
University Press.  
 
[27] J. Klein, “Synchronous buck MOSFET loss calculations”, 
Fairchild Semiconductor, AN6005, July 2003, available on line. 
 
[28] MATLAB® Documentation Center, available on line.  
 
[29] Vishay, Si4620DY datasheet, documentation available on line. 
 
[30] Vishay, SiZ709DT Dual N-channel MOSFET datasheet, 
documentation available on line. 
 
[31] Texas Instruments, A.N. 1356, LM2743 Evaluation Board, 
documentation available on line. 
 
[32] Texas Instruments, Synchronous-Buck Mosfet Driver with 
Dead-Time Control, documentation available on line. 
 
[33] International Rectifier, Si4410DY datasheet, documentation 
available on line. 
 
[34] Vishay, Dual N-Channel MOSFET Si4936CDY, documentation 








Chapter 5  
 
System Level analysis of an Active 
Clamp based Forward Converter 
 
 
Models developed and discussed in previous chapters can be adopted 
as building blocks for a generalized correlation model between stress 
and loss of solid-state and magnetic devices. The dc-dc Forward 
Active Clamp (FAC) converter is the topology chosen as case study in 
this chapter. This converter is a popular choice for single and multiple 
output power supplies within the range of 50 W to 500 W. There are 
several widely used techniques for achieving transformer reset [1]-[3], 
but the Active Clamp approach is today recognized as the best 
solution in terms of simplicity and optimal performance and same 
advantages can be advantageously obtained from Active Clamp based 
Flyback converters too [4]. Implementing active clamp technique for 
single-ended Flyback and Forward converter designs enhances 
efficiency at high switching frequencies, while lowering component 
stresses. Moreover, by providing soft switching, this technique also 
reduces EMI. 
 
5.1 Forward Active Clamp Overview 
 
Forward topology has been widely use for several decades. Its 
popularity has been based many factors, as designers have been draw 
to the positive cost, complexity and efficiency tradeoffs. Beyond the 
typical advantages of this isolated topology, Forward performance can 
be significantly enhanced by using active clamp/reset technique. A 
huge number of technical literature, including textbooks, scientific 
papers and application notes, has been produced on Forward Active 
Clamp converter (FAC) and many references [1]-[23] can be take into 
consideration for a complete survey on this subject. Some main issues 
of FAC converter can be resume as follow: 
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 optimum reset of magnetic core, with re-circulating of the 
leakage and magnetizing energy; 
 better B-H magnetic utilization, since FAC uses the first and 
third quadrants of the B-H curve. 
 minimum switching losses of the main power MOSFET, 
because turn-off transitions occurs at ZVS; theoretically, in 
some extent, it’s possible to achieve ZVS also during turn-on 
transition; 
 EMI reduction; 
 possible duty-cycle operations above 50%; 
 minimum stress to the primary MOSFET switch; 
 possible synchronous rectification on the secondary side, with 
self-driven synchronous rectifiers. 
Two possible FAC configurations can be obtained, applying the 
clamp circuit to either the high side, directly across the transformer 
primary, or the low side, directly across the drain-to-source of the 
main MOSFET switch (see Figures 1.3(a) and 1.3(b) in Chapter 1). 
There are some important differences in applying High Side (HS) or 
Low Side (LS) active clamp circuits. Firstly, the HS clamp uses an N-
channel device as auxiliary MOSFET, so there are more component 
choices available than the LS clamp, which instead use a P-channel 
device. The HS clamp circuit also requires a gate drive transformer, 
while the gate drive circuit for the LS clamp is simpler, since a gate 
drive transformer is not required. Moreover, each clamping circuit 
results in a different voltage stresses and in the way they change with 
the input voltage for different values of the transformer turns ratio. 
Detailed comparison between HS and LS FAC can be found in [5]-[7]. 
In the following, without loss of generality, LS FAC is taken into 
consideration for discussing important and useful issues on correlation 
existing among magnetic and silicon devices. The same investigation 
can be proposed also for HS FAC and other active clamp based 
converter topology. 
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5.2 Stresses constraints in LS-FAC 
 
As case study, let us consider a LS FAC with the specifications 
given in Table 5.1. Given efficiency requirements for the converter, 






=  (1) 
where Pdiss and Pout are the dissipated and the output power of the 
converter and η is the required efficiency. According to [23], it is 
possible to consider the guess power distribution among magnetic and 
silicon devices according to percentages given in Table 5.2. 
It is a common practice starting isolated converter design by fixing 
the secondary side output components. Given a reasonable range of 
duty-cycle value, the output power stage design can be quite easily 
done [24]. In this regard, FAC can push the maximum duty-cycle to 
60% and has even been used with duty-cycle as high as 70-75% in 
some very low applications. 




Table 5.2 Guess Power distribution among devices. 
  
Parameter Symbol Value
Input Voltage V in [V] 36÷72
Frequency     f S   [kHz] 250
Efficiency η     [%] 90
Output Voltage V out [V] 3.3
Output Voltage Ripple ∆ V out [mV] 50
Output Current I out  [A] 3÷30
Parts [%]
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For this example, it is reasonable to assume that the maximum duty-
cycle is limited to 60% at Vin=36V during normal operation, while the 
duty-cycle is approximately 30% at Vin=72V. Thus, power transformer 
is required to be fixed: this is a very critical choice. Indeed, as better 
clarified in the followings, this magnetic device puts tight constraints 
both on silicon devices and on operating conditions (e.g. higher vs 
lower duty-cycle) and reference topology reliability (e.g. self-
synchronous vs control-driven secondary solution). In fact, using 
correlations among transformer turns ratio N and silicon devices 
stresses, it is possible to identify subsets of MOSFETs allowing 
feasible design for each transformer. Thus, the transformer and the 
four MOSFETs must be selected trying to balance stresses and losses. 
For this case study, Pulse planar transformers have been considered. 
In particular, Pulse PA08xx and PA09xx [25] are the two high 
frequency planar transformer series investigated, with power rating up 
to 140W and 250W, respectively. In Pulse datasheet it is possible to 
find a complete “matrix” of all the configurations available for 
PA08xx and PA09xx platform (with single winding, dual winding or 
tapped winding configuration, both for primary and secondary side of 
transformers): according to how primary and secondary windings 
turns are linked together (in series or in parallel), different 
transformers can be realized. Thus, to the same device part code 
(which identifies the magnetic core and a certain number of turns for 
primary and secondary windings) can be practically associated more 
than one transformer. According to this, all the combinations for 
single primary and single secondary winding configurations have been 
considered, for both PA08xx and PA09xx platform, which can be 
assumed as transformers database available for the given application. 
Once a configuration is selected, the formulae and charts reported in 
the transformers datasheet can be used to determine the approximate 
power dissipation of the magnetic device for the given application. 
The maximum transformer power loss can be calculated evaluating 
both core power losses and windings power losses. For core power 
losses Pcore, Pulse provides formula (2): 
core s ac VolP f B K
α β= ⋅∆ ⋅  (2) 
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where fs [kHz] is the switching frequency, KVol is a factor depending 
on the volume of the core, α= 1.8, β=2.5 and ∆B [G] is the flux 











where np is the primary winding turns number and KAc is a proper 
factor depending on the cross section area Ac of the core. According to 
Pulse series data, KAc=180∙103, KVol=1.59∙10-13 for PA08xx and 
KAc=120∙103, KVol=2.53∙10-13 for PA09xx. Windings power losses 
Pwind can be evaluated by (4): 
2 2
, s s,wind p p rms rmsP DCR I DCR I= ⋅ + ⋅  (4) 
where DCRp, DCRs, Ip,rms and Is,rms are the DCR values and the rms 
current values for primary and secondary windings, respectively. In 






≈ ⋅  (5) 
s, 'rms outI I D≈ ⋅  (6) 
where N=np/ns, Ip,rms and Is,rms are the rms current of the transformer 
primary and secondary side, respectively. Accordingly, (4) can be also 
written as in (7): 
2
, ,wind p eq p rmsP DCR I= ⋅  (7) 
where: 
2
, = + ⋅p eq p sDCR DCR DCR N  (8) 
Thus, given a transformer database with proper power rating, turns 
ratio N is fixed and a first pre-selection for suitable device can be done 
evaluating both the achievable minimum and maximum duty-cycle 
(resulting from topology conversion ratio), and the resulting power 
losses. 
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Nevertheless, transformer turns ratio N and the resulting converter 
duty-cycle deeply impact also on silicon devices stresses. In the 
following, voltage and current stresses for MOSFETs in LS FAC 
converter have been summarized from (9) to (12), according to the 
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Figure 5.1 LS FAC converter circuit schematic. 
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Let now consider a set of commercial N-channel and P-channel 
MOSFETs from different manufactures, having the following voltage 
and current ratings: │VDS│=20V÷200V and │IDS│=1A÷100A. 
In VDS vs IDS plane, commercial MOSFETs can be identified by their 
voltage and current ratings, and commercial transformers can be 
represented by the voltage and current stresses they impose to 
MOSFETs as a consequence of by their turns ratio N. In Figures from 
5.2 to 5.5 this concept is proposed. For example, in Figure 5.2 a set of 
commercial N-channel MOSFETs, identified by yellow circles, is 
represented according to their voltage and current ratings. In the same 
figure, red triangles represent a set of commercial planar transformers, 
available in terms of resulting duty-cycle and power losses for the 
given application: these transformers are identified by the voltage and 
current stresses (including a 20% of safety margin) they impose to 
MOSFET Q1, depending on their own windings turns ratio. For each 
transformer, a MOSFETs Acceptability Regions (ARs) can be 
identified, in which a proper and not oversized Q1 device can be 
chosen. For the same application and for the same set of transformers, 
similar analysis can be proposed for Q2 (see Figure 5.3), Q3 (see 
Figure 5.4) and Q4 (see Figure 5.5). 
Thus, let suppose to have fixed the magnetic device and Pulse 
PA0810 [25] has been chosen among all the available planar 
transformers: the corresponding ARs have been delimited by the 
colored boxes in each one of the VDS vs IDS plane (see Figure from 5.2 
to 5.5). All MOSFETs falling into ARs allow feasible design: the ones 
with minimum power rating represent the more suitable for the design 
in terms of both minimum size of devices and maximum power 
density of the converter. 
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Figure 5.2 AR for MOSFET Q1 according to PA0810 transformer. 
 
 
Figure 5.3 AR for MOSFET Q2 according to PA0810 transformer. 
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Figure 5.4 AR for MOSFET Q3 according to PA0810 transformer. 
 
 
Figure 5.5 AR for MOSFET Q4 according to PA0810 transformer. 
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Therefore, a quick and effective identification of the feasible joined 
selections of transformer and MOSFETs complying with the desired 
trade-off constraints (size, cost, etc) can be realized. A search 
algorithm to select the best Bill of Material (BOM) can be used using 
the fitness function concept, whose weighted figures of merit could be 
properly calibrated according to the overall design goals. In particular, 
based on design constraints, a preliminary selection of physical silicon 
devices and transformers can be done for the search of design 
solutions. The duty-cycle D is fixed for each transformer based on its 
turns ratio. For any given switching frequency fs value, the feasible 
sets of physical devices to be compared are the only ones complying 
with losses budget, which depend on the required efficiency. Size and 
reliability constraints have also to be considered in the design 
solutions scoring. In order to analyze the overall design feasibility and 
performances, the fitness function (13) can be used: 
( ) 1γ α γ α γ γ= + + + ≤x P Px S S Sx V Vx R Rxf c c c  (13) 
where the weighted Figures of Merit (FoM) γPx, γSx, γVx and γRx are 
related, respectively, to total losses, silicon devices stresses, 
transformer volume and reliability. The weights cP, cS and cR, with cP 
+ cS + cR =1, can be calibrated according to design priority (cost, loss, 
reliability or balance of them). Let us analyze some possible 













where Pd,x is the total loss associated to the combination x of 
physical devices, Pd,min is the total loss associated the combination 
ensuring minimum dissipation, Pd,max is the total loss associated the 
combination involving the maximum dissipation. For silicon devices, 
the losses estimation can be quite easily done starting from datasheets 
parameters and using the models and methods discussed in the 
previous chapter. For each transformer, the loss calculation can be 
done by means of the data provided by manufacturers. Only windings 
losses estimation is possible for most of commercial transformers, as 
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manufacturers do not provide information to estimate core losses. This 
is due to the several facts. Mainly, manufacturers do not want to 
disclose the type of core they use and, in order to guarantee reliable 
operation, they specify operating current and frequency limits for their 
transformer such that core losses are negligible compared to windings 
ones. Indeed, most of commercial transformers are saturation-based 
rather than loss-based designed (see Ap design formulas in Chapter 2). 














where αder is a de-rating factor (typically, 0.6÷0.8), S is the global 
analytical stress factor and Sx is the global ratings factor, given in 
(15.b) and (15.c), respectively: 
, , 1,.., 4Qx rms Qx
x
S V I x= =∑  (15.b) 
, 1,..., 4x BDx FxS V I x= =  (15.c) 
where VBDx is the breakdown voltage and IF is the forward current of 
each silicon device. 









where Vx is the core volume of the transformer x, Vmin is the core 
volume of the transformer of minimum size, Vmax is the core volume 
of the transformer of maximum size. 






γ −= − ≤
−
 (17) 
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where MTBFx, MTBFmin and MTBFmax are the values of Mean Time 
Between Failures, respectively, of device combination x and of device 
combination with minimum and maximum MTBF. Both FoMs γSx and 
γVx take into account the size of the relevant devices, even if in 
different way. Indeed, while the transformer size is merely related to 
its footprint and height, for silicon devices the size of the package is 
not a direct expression of the silicon area, as dies of different size can 
be encapsulated in the same package. Therefore, this is why the stress 
factor is used for silicon devices. The global weighted FoM 
(αSγSx+αVγVx) expresses the size of transformer and silicon devices. The 
weights αS and αV can be settled according to the design priority. 
Based on the definition of the FoMs and of the fitness function (13), 
given a set of weighting coefficients and given a set of silicon devices 
and transformers setups complying with voltage and current ratings 
constraints, all feasible design combinations can be analyzed and 
scored, based on the fitness function (13). 
As far as the isolated converter is designed by using off-the-shelf 
commercial transformers and no special soft-switching feature is 
required based on their parasitic parameters (leakage inductance), the 
key point is the selection of the combination of parts ensuring the 
desired trade-off. It is a combinatorial problem which can be afforded 
either with exhaustive search, in case of not limited space of search, or 
with some more intelligent stochastic algorithm, such as Genetic 
Algorithms. 
When the application requires the achievement of special soft-
switching features, some more in-depth investigation is required to 
qualify and score appropriately each combination of power devices 
whose parameters are involved in the equivalent resonant circuit 
implementation. The case of FAC converter discussed in the next 
section falls in this category. 
 
5.3 ZVS investigation in LS-FAC 
 
LS-FAC and HS-FAC with secondary synchronous rectification 
have been largely discussed in recent year, mainly because the active 
clamp technique is actually one of the most attractive ZVS topologies 
for low voltage converter [8]-[12]. In literature, many references can 
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be found discussing the analysis, the design and the implementation of 
FAC. Many synchronous rectifier configurations (like half-wave 
rectifier and center-tap or current doubler full-wave rectifier) have 
been proposed both for LS-FAC and HS-FAC in order to improve 
converter efficiency [13]-[14], and several dedicated commercial 
driver ICs have been presented [21][23]. 
In [6] a detailed analysis of LS-FAC with self-synchronous rectifier is 
given (see Figure 5.1). The converter operations have been depicted 
and analyzed according switches and their relative body-diode states: 
over one switching period, twelve operating time intervals have been 
recognized and equivalent circuits of the resulting stages are also 
given in [6]. In Table 5.3 an overview of all switches (Qx , x=1,…,4) 
and intrinsic body diodes (Dx , x=1,…,4) conduction states is given. 
The most critical stages are represented by states from 2 to 5 and by 
states from 9 to 12: in these intervals the ZVS turn-on of the auxiliary 
MOSFET and the eventually ZVS turn-on of the main MOSFET 
occur. Nevertheless, while the ZVS turn-on of Q2 is determined by 
current circulating in the clamp circuitry, 1 realizes ZVS turn-on only 
if in resonance stages inequality (18) is fulfilled: 
22
8 9 8
1 1( ) ( ) ( )
2 2r Lr r Cr Cr
L i t C v t v t > −   
(18) 
where the resonance inductor Lr and capacitor Cr are the parasitic 
components of transformer and Q1 - Q2 switches respectively, t8 is the 
time instant ending state 8 and starting state 9, at which the voltage 
capacitor vCr falls to Vin and t9 is the time instant ending state 9 and 
starting state 10, at which the voltage capacitor vCr reaches 0V. Thus, 
to ensure main switch ZSV, the energy stored into the resonant 
inductance Lr until the time t= t8 must be sufficient to discharge the 
resonant capacitance Cr within the time interval from t=[ t8, t9]. In the 
worst case, inequality (18) can be also written as in (19): 




− >  (19) 
where the “minus” is related to the negative current circulating in the 
resonance inductor in state 8. 
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Table 5.3. LS FAC switches and body diodes conduction states. 
 
 
Therefore, given Vin,max and according to (19), the main switch ZVS 
turn-on mainly depends on the resonant inductance Lr and capacitance 
Cr. Both Lr and Cr are parasitic parameters. The inductor Lr has an 
almost known value, because in a lumped model of the transformer it 
is associated to the leakage inductance, capacitor Cr is rather related to 
the equivalent capacitance that can be seen at the main switch drain 
node during the resonance interval. 
Because of the great value of the clamping capacitance Ccl compared 
to MOSFETs parasitic capacitances, the resonance equivalent 
capacitance Creq is usually approximated in the literature with the 
parallel of output parasitic capacitances of the main and the auxiliary 
switches, Coss,Q1 = (Cds,Q1 + Cgd,Q1) and Coss,Q2 = (Cds,Q2 + Cgd,Q2) 
respectively, as given in (20): 
, 2
, 1 , 1 , 2
, 2
oss Q cl
req oss Q oss Q oss Q
oss Q cl
C C
C C C C
C C
 ⋅
= + +  + 
  (20) 
However, if formula (20) is used and the values of Coss,Q1 and Coss,Q2 
are taken as the maximum values of the capacitances plots provided in 
the datasheets, results of equation (19) verification might be 
misleading in the prediction of the soft switching achievement. This 
state Q 1 Q 2 Q 3 Q 4 D 1 D 2 D 3 D 4
1 on off offon off off off off off
2 onoff off on off off off off off
3 off off onoff off off off offon offon
4 off off off off off offon on on
5 off offon off off off onoff on on
6 off on off offon off off offon onoff
7 off on off on off off off off
8 off onoff off on off off off off
9 off off off onoff off off offon offon
10 off off off off offon off on on
11 offon off off off onoff off on on
12 on off off off off off on on
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can be at the origin of possible wrong conclusions about the 
possibility to achieve sufficiently high efficiency with FAC, because 
of the apparent lack of commercial parts whose parameters comply 
with the ZVS condition (19). Indeed, the output capacitances of 
MOSFETs are non-linear dependent with respect to drain-to-source 
voltages across them. 
In particular, in the time interval of interest [t8, t9], these voltages are 
strongly varying: from Vclamp to 0V for Coss,Q1 and from 0V to -Vclamp 
for Coss,Q2, where Vclamp = Vin. In the time interval [t8, t9], both the main 
and auxiliary MOSFETs are off. In order to obtain an equivalent 
capacitance value that gives the same stored energy of Creq while the 
drain-to-source voltages of the two MOSFETs are varying, the 
following analysis has to be done. 
Let consider the net energy absorbed by the unknown Creq during the 
time interval [t8, t9]: 
[ ] 9 9
8 8
8 9 , 1 , 1 , 2 , 2,req
t t
C ds Q ds Q ds Q ds Qt t
E t t v i dt v i dt= ⋅ + ⋅∫ ∫  (21) 
where (vds,Q1, ids,Q1) and (vds,Q2, ids,Q2) are the voltages and the currents 
of the capacitances Coss,Q1 and Coss,Q2, respectively. According to [26], 
currents ids,Q1 and ids,Q2 can be written as in (22.a)(22.b): 
, 1 , 1
, 1 , 1
, 1
, 1
oss Q oss Q











, 2 , 2
, 2 , 2
, 2
, 2
oss Q oss Q











From (21) and (22), (23) can be obtained: 
[ ] ( ) ( )8 9 1 , 1 , 1 2 , 2 , 2, , ,reqC ds Q oss Q ds Q oss QE t t f v C f v C= +  (23) 
where: 
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0 , 12





ds Q oss Q ds Q ds Q ds QV
ds Q
dC
f v C v sign v dv
dv
 
= ⋅ + ⋅ 
  
∫  (24) 
, 2 , 2, 2
, 2
, 22
2 , 2 , 20
( )clamp
ds Q ds Qds Q
ds Q
V oss Q
oss Q ds Q
dC




 = ⋅ + ⋅
 
 
∫  (25) 
Representing Coss,Q1 and Coss,Q2 as linear combinations of two 
exponential terms ( as shown in Chapter 4), we get (26) and (27): 
( ) 1 , 1 1 , 1, 1 , 1 1 1o ds Q o ds Qb v d voss Q ds Q o oC v a e c e= +  (26) 
( ) 2 , 2 2 , 2, 2 , 2 2 2o ds Q o ds Qb v d voss Q ds Q o oC v a e c e= +  (27) 
Merging (26)(27) with (24)(25), yields (28) and (29): 
( ) ( )1 1
1 1
1 1
1 1 12 21 1
o clamp o clamp
o o
b V d Vo oa cf B e D e
b d
= − + −  (28) 
( ) ( )2 2
2 2
2 2
2 2 22 2
3 31 1o clamp o clamp
o o
b V d Vo oa cf B e D e
b d
= − + −  (29) 
where 
( )2 21 1 1 1clamp clampo oB b V b V= − +  (30.a) 




3 clamp clampo o







3 o clamp clampo
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Finally, ECreq[t8, t9] can be written as in (31): 
[ ] 2 28 9 9 8
1 1, ( ) ( )
2 2reqC req Creq Creq req ds
E t t C v t v t C V = − = ∆   
(31) 
As ∆Vds [t8;t9]=Vin, from (23) and (31), Creq can be evaluated as in 
(32): 
( ) ( )1 , 1 , 1 2 , 2 , 2
2
, ,
2 ds Q oss Q ds Q oss Qreq
in




= ⋅  
(32) 









< −  (33) 
If the MOSFETs and the transformer are chosen in such a way that 
Creq and Lr fulfill (33), the main MOSFET ZVS turn-on is achievable. 
The previous analysis does not take into account the amount of 
energy consumed due to the secondary side body diodes conduction: 
indeed, their voltage drop is not zero and thus part of the current 
flowing through the primary leakage inductance is diverted into the 
secondary winding. This leads to possible lost of soft-switching if the 
condition (33) is not met with a sufficiently big margin. The use of 
secondary side Schottky diodes in parallel to MOSFETs reduces such 
degrading effect, thus allowing the use of transformers with smaller 
leakage inductance. 
In order to evaluate the total energy storage of resonance inductance 
Lr from t=t0 until t=t8, an explicit expression for iLr(t8) (iLr8 in the 
following) is required. An interesting analytical expression for iLr8 can 
be obtained referring to [6]. In particular, during the LS FAC 
operations, sinusoidal current and voltage expressions are given for 
each one of the twelve linear stage assumed in the switching period Ts. 
By means of first order Taylor approximations of sinusoidal terms, 
simplified time dependent current and voltage expressions can be 
obtained: each one of them depends on the same quantity at the 
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previous time interval. So that, iLr8 results a function of iLr7, and iLr7 is 
a function of iLr6, and so on (where iLrx means iLr at t=tx). Nevertheless, 
no analytical formula can be found for iLr8. Indeed, let us assume that: 







m r req r req
r cl m r cl
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( ) ( ) ( ) ( )3 3 7 1Creq Ccl Ccl inv t v t v t V D= = = −  (34.c) 
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where Z1, Z4 and KT themselves are iLr8 dependent, with KT given by 
(36)-(39): 
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( )8 1 2 3Lr TT T TK KK i K+ +=  (36) 
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Given the converter operating conditions, and fixed all the parasitic 
parameters, the current iLr8 can be evaluated. In Figure 5.6 a ZVS 
compliance boundary curve, obtained according to inequality (33) by 
means of Netwon-Raphson method, is shown. For each couples (Creq, 
Lr), the non linear equation (35) has been solved by using as guess 
value for iLr8 the last one calculated for the previous couple (Creq, Lr). 
The up-side (down-side) area in plane Cr-Lr of Figure 5.6 corresponds 
to the couples couple (Creq, Lr) verifying (not verifying) the inequality 
(33) and assuring (not assuring) main MOSFET ZVS commutations. 
 
 
Figure 5.6 ZVS compliance boundary curve.  
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Next section illustrates an example of application of the ZVS 
compliance boundary curve, including the comparison of simulation 
results, obtained by applying both at primary side and secondary side 
MOSFETs the switching cell model described in Chapter 4, with 
experimental measurements. 
 
5.4 Example of ZVS verification 
 
The analysis presented in the previous section has been adopted to 
investigate the soft-switching behavior of the main and auxiliary 
MOSFETs in the UCC2897A Texas Instruments Evaluation Module 
(EVM) [27] of Figure 5.7, which is a 48V to 3.3V current mode 
controlled LS FAC. 
The EVM specifications are summarized in the following: 
 Vin=36V÷72V; Vout=3.3V; Iout=0÷30A; fs=225÷265kHz. 
In Figure 5.8 the efficiency profile of the EVM is shown, for Vi=48V 
and Io=10A÷26A: the maximum efficiency value reaches 93% at 
Io≈16A. Therefore, the following analysis and tests have been done 
with Vi=48V, Vo=3.3V, Io=16A, fs=250kHz. 
Main and auxiliary MOSFET gate-to-source vgs and drain-to-source 
vds have been measured on the UCC2897A EVM. The oscilloscope 
screenshots are shown in Figure 5.9 and Figure 5.10. 
In Figure 5.10(a) it is possible to observe the lack of ZVS turn-on of 
the main MOSFET: voltage vds,Q1 is still high, while vgs,Q1 is already 
rising. The measured dead-time value is around 80ns: this value is 
quite critical, as a wrong setup of this parameter would impede the 
ZVS operation. In fact, in this measurement, the dead-time value is 
too short. Even longer dead-time would not lead to main MOSFET 
ZVS turn-on, as in the first part of the commutation the vds,Q1 slope is 
too low (see Figure 5.10(a)) because of too small leakage inductance. 
In Figure 5.10(b), instead, the ZVS turn-on of the auxiliary MOSFET 
is achieved: voltage vds,Q2 is practically at 0V because of its own body 
diode conduction; therefore vgs,Q2 can rise with a negligible vds,Q2 
value.  
 



































Figure 5.9 Experimental measurement on UCC2897A EVM. Top: Q1 gate-to-
source (red) and Q2 source-to-gate (blue) voltages. Bottom: Q1 drain-to-source 
(red) and Q2 source-to-drain (blue) voltages. 
  





Figure 5.10 Experimental measurement on UCC2897A EVM (See Caption of 
Figure 5.9): voltages waveforms during Q2 turning-off and Q1 turning-on 
interval commutation (a); voltages waveforms during Q1 turning-off and Q2 
turning-on interval commutation (b). 
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Given the operating conditions and parameters values of the 
UCC2897A EVM devices, let evaluate the ZVS mapping presented in 
previous section according to inequality (33). In Figure 5.11 the ZVS 
compliance boundary curve is shown for the given case study. In 
particular, the leakage inductance value of the Pulse PA0810 
transformer mounted on the EVM is of 0.65μH. From the Coss,Q1 and 
Coss,Q2 capacitance values of main MOSFET (Vishay Si7846DP [28]) 
and auxiliary MOSFET (IR IRF6216PBF [29]), resonance equivalent 
capacitance Creq has been estimated in about 195pF. This couple of 
values (Creq, Lr) has been represented as a blue square marker in the 
plane Creq-Lr of Figure 5.11. From the ZVS compliance boundary 
curve, the marker falls in red area of the plane Creq-Lr: this means that 
the resulting current iLr8 does not verify inequality (33). Thus, main 
MOSFET ZVS turn-on results to be not achievable, which is in 
agreement with experimental verifications. 
Let now introduce in series at the primary side of the transformer an 
external inductor Lext. Hence the resulting equivalent resonance 
inductance becomes Lreq=Lr+Lext. 
 
Figure 5.11 ZVS compliance boundary curve for the given case study. 
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According to ZVS mapping of Figure 5.11, a desirable additional 
inductance value should be 2.2μH, with a resulting Lreq of 2.85μH. 
The modified EVM with the additional inductor Lext is shown in 
Figure 5.12. 
Main and auxiliary MOSFET gate-to-source vgs and drain-to-source 
vds have been measured again on the UCC2897A EVM. In Figure 5.13 
it is possible to observe the lack of ZVS turn-on of the main 
MOSFET: voltage vds,Q1 is still high (even if lower, with respect to 
previous measurement), while vgs,Q1 is already rising. In Figure 5.14 
the same waveforms measurement are shown with a Lext=4.7μH. In 
both cases, a greater dead-time value will not assure main MOSFET 
ZVS turn-on: in fact, the vds,Q1 reaches a mean value plateau, from 





Figure 5.12 Modified UCC2897A EVM with additional inductor Lext. 
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Figure 5.13 Experimental measurement on modified UCC2897A EVM with 
Lext=2.2μH. Main gate-to-source voltage (top) and drain-to-source voltage at Q1 
turning-on. 
 
Figure 5.14 Experimental measurement on modified UCC2897A EVM with 
Lext=4.7μH. Main gate-to-source voltage (top) and drain-to-source voltage at Q1 
turning-on.  
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Finally, a additional inductance value of 6.8μH has been selected, 
with a resulting Lreq of 7.45μH. The corresponding main and auxiliary 
MOSFET gate-to-source vgs and drain-to-source vds have been 
reported in Figure 5.15. During the commutation of interest, the 
voltage vds,Q1 falls and reaches about 25V, while vgs,Q1 is starting to 
rise. In this case, thanks to the higher vds,Q1 slope, an increase in the 
defined dead-time (initially, fixed at 80ns) of the converter may assure 
a complete achievement of main MOSFET ZVS turn-on, like shown 
in Figure 5.16, where a dead-time of 150ns has been adopted. 
For Vi=48V, Io=16A and Lr+Lext=7.45μH the new efficiency profile 
of the modified EVM is of course much lower than the initial case 
study. Indeed, in addition to the ohmic and core losses of the 
additional inductance, the higher resonance inductance value also 
leads to a higher duty-cycle value, which impacts on stresses and 
conduction losses of silicon devices. Moreover, the dead-time impacts 
on the auxiliary body diode conduction losses too, so that, during the 
ZSV turn-on of the P-channel MOSFET, its own body diode is going 
to conduct for a longer time. 
One main question arises: why a so big Lr+Lext inductance is 
necessary to achieve ZVS although, accordingly to previous analysis, 
a small increase of the leakage inductance should verify the main ZVS 
turn-on? 
To answer this question, a more detailed analysis of the circuit 
configuration during the resonant stage would be needed. In fact, 
while the secondary MOSFETs body diodes are conducting, their 
voltage is not zero and it is reflected to primary side, thus resulting in 
a not zeros voltage across the primary magnetizing inductance of the 
transformer during the interval of interest. This yields a more involved 
analysis of the resonant stage, which is out of the goals of the 
dissertation. Indeed, what is of interest here is to verify the possibility 
of achieving the numerical analysis of the FAC converter by using the 
model already described above in Chapter 4. A complete loss-based 
model for the FAC ZVS evaluation condition shall be the object of 
future investigation. 
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Figure 5.15 Experimental measurement on modified UCC2897A EVM with 
Lext=6.8μH (See Caption of Figure 5.9): voltages waveforms during Q2 turning-
off and Q1 turning-on interval commutation with dead-time set-up of 80ns. 
 
Figure 5.16 Experimental measurement on modified UCC2897A EVM with 
Lext=6.8μH (See Caption of Figure 5.9): voltages waveforms during Q2 turning-
off and Q1 turning-on interval commutation with dead-time set-up of 150ns.  
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5.4.1 Simulations vs Experimental Measurements 
The capability of the model adopted for the switching cell to treat 
MOSFETs commutations can be profitably exploited in the search of 
MOSFETs and transformers couples, whose parasitic capacitances and 
leakage inductances, respectively, combine in such a way to ensure 
soft switching and total losses minimization in isolated converter 
topologies. In this section, it will be shown how the model proposed in 
Chapter 4 can be also adopted for the high-current dc-dc FAC chosen 
in this Chapter as case study. 
Moreover, in order to demonstrate the versatility of the model, its 
implementation has been realized as through MATLAB® coding as by 
means of a Micro-Cap2 circuit simulation [30], where function sources 
allow to model instantaneous non linear behavior of devices. In 
particular, Micro-Cap sources can be mathematical function of any 
other circuit variable, such as a node voltage or a device current, and 
expressions can also be used for resistors, capacitors, and inductors 
values. In Figure 5.17 the Micro-Cap schematic circuit of the LS-FAC 
is given. In this schematic a mathematical function describes the 
current source behavior of each MOSFETs channel and voltages 
dependent functions are adopted for the parasitic capacitances of 
MOSFETs (see Equations (3) and (6) in Chapter 4). 
 
Figure 5.17 LS-FAC Micro-Cap schematic circuit.  
                                                 
2The Spectrum Software Micro-Cap is an integrated schematic editor and mixed analog / digital simulator 
that provides an interactive sketch and simulate environment for electronics engineers. 
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According to the UCC2897A Texas Instruments EVM, the following 
parameters have been adopted: 
 Vin=48V; Vout=3.3V; Iout=16A; fs=250kHz; D=0.45; Rline=1mΩ; 
dead-time=80ns; 
 Ccl=33nF; Cin=6.6μF; Cout=660μF; ESRCo=4.5mΩ; Ccer=0.1μF;  
 Lout=2μH; ESRLo=2.5mΩ; Lr=0.68μH; Lm=86.3μH; n1=6; n2=1; 
 Vdrive(Q1,Q2)=±12V; Cdp=470pF; Rdp=10Ω; 
 Q1: Rg1=Rg1,int+Rg1,ext; Rg1,int=0.85Ω; Rg1,ext=2.21Ω; β1=2.0A/V2; 
Vth1=4.1V; λ1=10-3V-1; 
 Q2: Rg2=Rg2,int+Rg2,ext; Rg2,int=5.55Ω; Rg2,ext=2.21Ω; β2=2.6A/V2; 
Vth2=-4.82V; λ2=10-3V-1; 
 Q3: Rg3=Rg3,int+Rg3,ext; Rg3,int=0.55Ω; Rg3,ext=1.1Ω; β3=83.3A/V2; 
Vth3=1.61V; λ3=10-3V-1; 
 Q4: Rg4=Rg4,int+Rg4,ext; Rg4,int=0.55Ω; Rg4,ext=1.1Ω; β4=83.3A/V2; 
Vth4=1.61V; λ4=10-3V-1; 
 
In Figure 5.18 the experimental waveforms (dash-dot lines) and the 
Micro-Cap simulated waveforms (solid lines) are compared. The 
simulated waveforms confirm the lack of ZVS turn-on of the main 
MOSFET, in agreement with experimental verifications. 
Of course, as already pointed out above, it cannot be expected to 
obtain a perfect matching between the two kind of waveforms, for 
several reasons, mainly due to the insufficient information given in 
devices datasheets (both for silicon and for magnetic devices): 
 devices are characterized only for one/two main operating 
conditions and for one/two given temperature values; thus, for 
example, the same MOSFET may work with different driver 
voltage levels, but have a quite complete characterization just for 
one specific driver voltage value; 
 sometimes, only typical values of devices parameters are given, 
as in case of threshold voltages or trans-conductance values for 
MOSFETs. Let consider that the typical value of a MOSFET 
threshold voltage is usually affected by a large uncertainty;  
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 gate drives pull-up and pull-down resistances are often badly 
characterized in the switcher ICs datasheet, and nominal values of 
this parameters that are often largely underestimated with respect 
to effective values in many cases; 
 sometimes, power device parameter are available only in 
graphical format, like for the MOSFETs parasitic capacitances 
and for temperature dependent core loss density functions; 
 sometimes, only maximum values of certain parameters are given, 
as in case of the leakage inductance for the transformer; 
 sometimes, parameters value are simply neglected, as in case of 
gate resistances or parasitic inductances for many SMD 
MOSFETs. 
Moreover, in case of this simulation, the equivalent circuit schematic 
does not reproduce the real IC operations, and the control loop 
adopted for the LS-FAC simulation is substantially a voltage mode 
controlled regulator, just designed in order to achieve asymptotic 
stability of the converter. 
Finally, let us also to remember that Micro-Cap works with its own 
numerical solver methods (in Micro-Cap 9.0, for example, Gear and 
Trapezoidal [31] methods are included). As discussed also for ODEs 
in Chapter 4, these numerical methods adopt internal time-steps 
definition: thus, they require preliminary set-up operations, without 
which convergence solutions might be not ensured. 
What is important is that the numerical model adopted for the 
analysis is robust and allows to achieve reliable and quick simulations, 
if the values of all parameters are available. Indeed, in the case under 
study, despite all, experimental and simulated waveforms have the 
same profile and simulations agree with experiments on detecting the 
lack of main MOSFET ZVS turn-on. 
Finally, let us to refer to the experimental verification with 
Lr+Lext=7.45μH. In Figure 5.19 the experimental waveforms (dash-dot 
lines) and the Micro-Cap simulated waveforms (solid lines) are 
compared. Also for this case study, the matching between the 
experimental waveforms and the Micro-Cap simulated waveforms is 
satisfactory, as both show the achievement of main MOSFET ZVS 
turn on. 
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Figure 5.18 Experimental waveforms and Micro-Cap simulated 
waveforms (Lext=0.68μH). 
 
Figure 5.19 Experimental waveforms and Micro-Cap simulated 
waveforms (Lext=6.8μH).  
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Similar considerations can be done by comparing the experimental 
waveforms (dash-dot lines) and the MATLAB® simulated waveforms 
(solid lines) given in Figure 5.20 and 5.21, and detecting the lack 
(Figure 5.20) or the achievements (Figure 5.21) of the main MOSFET 
ZVS turn on. In particular, in Figure 5.20 and 5.21 the MATLAB® 
simulated waveforms show a major agreement with the experimental 
ones: this has been possible by doing a more accurate tuning of the 
circuit parameters ( e.g. gate driver resistances, leakage inductance, 
MOSFETs threshold voltages, ect.). 
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Figure 5.20 Experimental waveforms and MATLAB simulated 
waveforms (Lext=0.68μH). 
 
Figure 5.21 Experimental waveforms and MATLAB simulated 
waveforms (Lext=6.8μH).
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Comments 
 
The model proposed for the switching cell to treat MOSFETs 
commutations, and adopted in the previous section for the analysis of 
a more involved isolated topology, can be used to test MOSFETs 
capacitive models, as well as to make the identification of other 
parasitic elements (e.g. leakage inductances) and specific operation of 
IC switchers influencing the MOSFETs commutations (e.g. dead-time 
set-up). The proposed model confirms its own robustness and 
reliability, working well both in MATLAB® code implementation and 
in circuit simulators, like Micro-Cap. 
No detailed or complex devices models are required while the 
preliminary comparative evaluation among several possible design 
solutions is the goal on the analysis: indeed, silicon and magnetic 
devices behavioral models are sufficient, provided that a versatile and 
reliable numerical model is available, enabling system level analysis. 
In power design context, behavioral models are also the only ones to 
which a designer can refer to. Accordingly, worldwide power devices 
manufactures are now increasing the offer of on-line parts selectors 
and in some cases true design support tools (e.g. WEBENCH), thanks 
to which a designer can quickly discriminate and highlight different 
figure of merits among huge numbers of devices. Some manufactures 
are also improving datasheets information, including more interesting 
features for dynamic characteristics, like for example the equivalent 
fixed capacitance value that can give the same stored energy in a 
parasitic MOSFET capacitance during a commutation. 
The model and methods investigated during the research whose 
results are illustrated in this dissertation, are specifically conceived to 
be adopted as computational core for WEB-based investigation tools 
for power designers, allowing them to quickly make comparisons 
among a great number of design solutions and devices. 
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Conclusions and Future Works 
 
 
Isolated power supplies design requires the achievement of overall 
stress, losses, cost, size and reliability trade-off. This problem is of 
considerable importance in modern applications of power converters, 
as for energy saving issues as for the achievement of high power 
density capabilities needed to integrate the power supply into the same 
boards where the system they feed is hosted. 
Transformer design is the central issue in isolated switching power 
supplies design. Affording a preliminary reliable investigation of 
possible feasible power supply designs using off-the-shelf 
transformers can be of great help in reducing the time to prototyping 
and the time-to-market. Even though many off-the-shelf transformers 
are available today for standard applications, many special situations 
occur such that the design of a custom transformer is required. New 
design method are needed in order to enable a wider detection and 
investigation of possible transformer design solutions by means of a 
straightforward matching between the available magnetic cores, the 
operating conditions of the transformer to be designed and the design 
constraints to be fulfilled. 
A critical re-examination of transformers design methods discussed 
in technical literature has been afforded to highlighting some common 
misleading assumptions which can hinder the minimization of the 
transformer. Thus, a new design approach has been investigated and 
discussed, which helps in easily identifying possible transformer 
solutions in critical custom designs for a given application, complying 
with losses and size constraints. The new method is aimed at quickly 
identifying possible combinations of magnetic cores and windings 
turns number when many possible design might be feasible and a fast 
comparative evaluation is needed for preliminary cores selection. 
Novel geometric form factors of magnetic core (Kf and Kc) have been 
introduced and a consequent classification procedure for magnetic 
cores has been obtained, showing the correlation between the 
characteristics of the core and the specific applications in which each 
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type of core offers major advantages in terms of minimizing losses 
and/or size. 
A magneto-electro-thermal macro model of the transformer has been 
adopted in order to investigate the dependency of total transformer 
losses on the temperature and to analyze the temperature sensitivity of 
form factor constraints of magnetic cores for power loss compliance. 
In particular, temperature-dependent boundaries curves both for the 
core window area and cross-section and for the form factors Kf and 
Kc have been obtained, allowing quick identification of feasible 
design solutions, complying with all design constraints, included 
thermal issues. 
Transformers and silicon devices do inextricably share the 
responsibility of major losses in isolated power supplies, and the 
optimization of the former normally impinges the one of the latter. As 
a consequence, the intimate correlation among these parts need to be 
jointly considered, regarding the way the characteristics of one device 
influence the losses of the other one. In order to achieve reliable 
comparative evaluations among different design set-up, a new 
versatile numerical model for commutations analysis of power 
MOSFETs has been developed. The model takes into account the non-
linear behavior of the inter-electrode capacitances and has been 
conceived to work as with parameters and information contained in 
the devices datasheets as with more detailed models. A Modified 
Forward Euler (MFE) numerical technique has been specifically 
developed and adopted in the realization of a numerical algorithm 
which solves the non linear system of differential equations describing 
the effect of parasitic capacitances in whatever operating conditions, 
in order to overcome the limitation exhibited by ODEs techniques for 
stiff problems in this particular application. The new MFE technique 
allows to compare the switching characteristics of MOSFETs with a 
good level of reliability and to obtain a detailed analysis of capacitive 
currents paths circulating between MOSFETs in half-bridge 
configuration during commutations. The numerical device-level 
model of the MOSFETs couples has been first tested in the analysis of 
basic non isolated synchronous rectification buck converter and then 
used into an integrated model allowing the analysis of Active Clamp 
Forward converters. It has been also demonstrated that the model 
adopted for the switching cell can be implemented in circuit 
 Conclusions and Future Works                                                          167 
simulators like Micro-Cap. The correlations existing between the 
parasitic parameters which characterize both transformer and 
MOSFETs and their impact on the switching behavior and the 
efficiency of such a conversion system can be effectively investigated 
by using such modeling approach, thus overcoming the limitations and 
unreliability of simplified analytical formulas for the prediction of the 
ZVS achievement. In particular, the integrated system model has been 
successfully used to determine the mutual constraint conditions 
between magnetic devices and solid state devices to achieve soft-
switching, and their effects on the physical feasibility and 
design/selection of such power devices in order to achieve high 
efficiency. 
Experimental activities have been done to validate the methods and 
models proposed, through the implementation of on-line losses 
measurements techniques for both magnetic and solid state devices. 
The high switching frequency, high slew rates, high current and low 
leakage devices make such measures extremely sensitive to the 
parasitic circuit layout parameters. In order to achieve reliable 
measurements, non-conventional measurement techniques have been 
investigated based on the use of current sensing MOSFETs, and 
applied in the development and implementation of new measuring 
circuits. 
The overall body of models and methods investigated in this 
dissertation will be integrated with intelligent search algorithms and 
used as computational core for the future development of new WEB 
















Switching power supplies designers mostly use simplified models 
for switching losses calculation presented in technical literature, 
including textbooks, papers and application notes [1]-[6]. Almost all 
simplified models are based on the assumption that the transition of 
the MOSFETs from the interdiction, through the saturation to the 
linear region, and vice-versa, is represented as a sequence of four 
different phases, each one taking a certain time, and the waveforms of 
drain-to-source current and voltage can be approximated as piece-wise 
linear functions over such intervals, as shown in Figure A1 and Figure 
A2.  
Figure A1 shows a typical representation of hard commutation, 
occurring when the device turning ON exchanges the current with the 
body diode of the complementary device. Figure A2 shows a typical 
representation of soft commutation, occurring when the device turning 
ON exchanges the current with its own body diode. The plots of 
waveforms for turn OFF are merely obtained by mirroring the plots of 
Figures A1 and A2 with respect to vertical axes. 
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Figure A1. Hard turn-on typical waveform. 
 
 
Figure A2. Soft turn-on typical waveform. 
 
Simplified models share the following assumptions (see Figures A1 
and A2): 
1) the duration of the switching intervals is determined by 
assuming that the gate-to-source voltage is an exponential 
waveform, typical of linear time invariant RC circuits, except in 
Miller region, wherein it assumed to be flat; 
2) the duration t1 and t2 of the first two intervals is determined by 
calculating the times where the exponential gate-to-source 
voltage crosses the threshold level Vth and switching point level 
Vsp=Vth+Ion/gFS, where gFS is the MOSFET trans-conductance, 
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using the product RgCiss of the total gate resistance by the input 
capacitance as a time constant; 
3) the duration of interval t3 is obtained as the time required for the 
gate-drain voltage across the reverse capacitance Crss drops off 
the Voff component under constant gate current due to Miller 
effect; 
4) the duration of interval t4 is obtained as the time required for the 
restarting exponential gate-to-source voltage reaches the gate-
driver voltage; 
5) the total switching losses are determined by calculating 
separately the following loss contributions: 
a. overlapping, obtained by applying elementary geometry 
rules to the drain-to-source voltage and current piece-wise 
linear waveforms in intervals t2 and t3 of Figures A1, A2: 
 → 0.5VoffIon(t2+t3)fs 
b. gate charge, obtained as the product of the total gate charge 
by the gate driver voltage by the switching frequency: 
→ QgVdrfs 
c. output capacitance, obtained as the energy stored in the 
output MOSFET capacitance when OFF multiplied by the 
switching frequency: 
→ 0.5CossVoff2fs 
d. dead-time, obtained as the average power dissipated by the 
body-diode (or Schottky diode) while conducting during the 
dead times needed to avoid MOSFETs cross conduction: 
 → VFIon(tdtr+tdtf)fs 
e. reverse recovery, obtained as the average power loss caused 
by reverse recovery of the body-diode: 
→ QRRVdrfs 
f. Schottky diode (used across LS MOSFET), obtained as the 
energy stored in the Schottky capacitance when LS 
MOSFET is OFF, multiplied by the switching frequency: 
→ 0.5CSchottkyVoff2fs 
Different assumptions characterize each simplified approach in 
describing the current rise and voltage fall times (t2,on and t3,on) in the 
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turn on transition and the voltage rise and current fall times (t2,off and 
t3,off) in the turn off transition. In [2] the total duration of the two 
intervals (t2+t3) is directly calculated as the time required for the total 
switching gate charge Qgsw=0.5Qgs+Qgd is transferred to input and 
reverse capacitances Ciss and Crss. In [3]-[6], instead, the durations of 
the two intervals t2 and t3 are determined separately: t2 is calculated by 
considering the gate-to-source voltage exponential rise; t3 is calculated 
as the time required for the gate-to-drain charge Qgd is transferred to 
reverse capacitance Crss. Another key point is the way the parameters 
are extracted from datasheets, where they are provided for given 
reference conditions. In [1]-[5] data regarding gate-to-source threshold 
voltage, charges, capacitances and trans-conductance are taken from 
datasheets tables for reference conditions and then adjusted by means 
of given scaling factors. In [6], instead, threshold voltage and trans-
conductance are derived from the trans-characteristic curves Ids vs Vgs 
in the saturation region, while capacitances are fixed at their values 
corresponding to the Voff voltage level. Moreover, while some authors 
[6] simply neglect switching losses of LS MOSFET, other ones [2] 
provide hints for their estimation. Some authors [6] ascribe output 
capacitance power loss to both HS and LS MOSFETs, whereas other 
ones [2] take them into account just for HS MOSFET. Simplified 
models normally analyze separately the losses of two MOSFETs of 
the synchronous couple, whereas during the commutations the two 
devices strongly interact, because of the crossed circulation of the 
currents through the body diodes, the channels and the capacitances. 
Using the different simplified models and parameters approximations 
may lead to much different switching time intervals and loss 
estimation. 
Let us consider the case of a buck converter, whose operating 
parameters are: Vin=12V, Vout=3.3V, Iout=5A, fs=300kHz, Vdr=5, 
Rdr,ON=3Ω, Rdr,OFF=2Ω. Figure A3 and Figure A4 show the HS 
MOSFET switching times calculated for various commercial 
MOSFETs. In particular, Figure A3 shows the tsw,on=t2,on+t3,on turn-on 
time, while Figure A4 shows the tsw,off=t2,off+t3,off turn-off time, both 
calculated using the formulas suggested in [1][2][3] and [6]. 
Evidently, a quite big difference affects the switching times and the 
resulting power loss predictions, depending on the simplification 
adopted. This may result in a serious impact on the reliability of 
 Appendix A                                                                                        173 
power devices selection, on the correct determination of maximum 
operable switching frequency and on the true achievement of high 
energy-efficiency and high power-density design goals. 
The key problem in the design of high-efficiency high-power-density 
power supplies is to find a trade-off between MOSFETs accurate 
physical models, providing reliable losses predictions at the price of 
onerous simulations, and MOSFETs approximated behavioral models, 
providing quick losses prediction at the price of unpredictable 
reliability. Using PSPICE simulation is not practical for quick 
comparative tests among numerous couples of commercial devices, as 
well as it is not safe, for the same purposes, doing calculations based 
on simplified models yielding rough losses estimation. The main 
source of complexity in switching loss calculation is due to the non 
linearity of MOSFETs capacitances and of the channel and body diode 
currents with respect to the vds(t) and vgs(t) voltages. The dependence 
of MOSFETs physical parameters, in particular of capacitances, on 
the terminal voltages, is approximately accounted for in some 
simplified models [1][3]. A more complete yet simplified 
representation is proposed in [7][8], where a physical analysis of 
charge location during switching transitions has been adopted to 
achieve a practical characterization of FETs model, according to an 
accurate description of the inter-electrodes capacitances. The use of 
detailed models assumes the knowledge of some specific physical 
parameters of commercial components, which are not available in 
datasheets, and which should be necessarily measured in switching 
operation.  
The modeling and computation approach presented in this 
dissertation (see Chapter 4) are aimed at providing reliable switching 
loss evaluation with sustainable complexity and computing times. 
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Figure A4. HS MOSFET switching time: turn-off. 
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List of Symbols 
 
 
Ac    [m2] core cross-section area 
WA   [m2] core window area for windings 
Lm    [m] core magnetic path length 
LMLT [m] core mean length per turn of windings 
fs    [Hz] switching frequency 
Bdc  [T] dc component of core magnetic flux density 
Bac  [T] ac component of core magnetic flux density 
β, Kfe  [Wm-2T-β] parameters of the core material 
Ku core window area utilization factor 
WAu [m2] = WAKu net core window area 
Awj  [m2] cross-sectional area of the j-th winding 
αj fraction of WAu allocated to the j-th winding 
Ij,Ijrms [A] dc and rms output current of the j-th output 
Itot      [A] total equivalent rms windings current 
D PWM duty-cycle of converter main switch  
M(D) conversion ratio of the converter 
n0 primary winding turns number 
ρ   [Ωm] copper resistivity 
αT copper temperature coefficient 
TFe  [°C] magnetic core temperature 
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TCu [°C] windings temperature 
Rϑ_v,Fe , Rϑ_h,Fe [K/W] 
core-ambient thermal resistances transferring 
heat by convection for vertical and 
horizontal surface of the magnetic core 
hv,Fe, hh,Fe [W/m2K] 
core vertical and horizontal convection heat 
transfer coefficients 
Av,Fe, Ah,Fe  [m2] 
total areas of the vertically and horizontally 
oriented open surfaces of the core 
hCu   [W/m2K] windings convection heat transfer coefficient 
ACu  [m2] area of the open surface of the windings 
KCu[W/mK] windings thermal conductivity 
Kcf  [W/mK] coil former thermal conductivity 
rw   [m] mean radius of the windings 
rcf   [m] radius of the coil former 
∆f   [m] coil former thickness; 
hw  [m] windings height 
hcf  [m] coil former height 
LS, HS Low Side, High Side 
LSM, HSM  LS MOSFET, HS MOSFET 
vg   [V] gate voltage 
vgd  [V] gate-drain voltage 
vgs  [V] gate-source voltage 
vds  [V] drain-source voltage 
Vdr [V] driver voltage 
Vth [V] threshold voltage 
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VT  [V] body-diode thermal voltage 
Rgdx [Ω] gate driver resistance 
Rgi [Ω] gate internal resistance 
ig   [A] gate current 
IDS [A] channel current 
ids  [A] drain-source current 
Iµ   [A]  saturation current 
id   [A]  body-diode current 
Voff [V]  input voltage 
Roff  [Ω]  input line resistance 
ioff   [A] input current 
Ion   [A] output current average value 
βx    [A/V2]  transconductance 
Λ     [V-1]  channel-length modulation 
iCds [A]  drain source capacitance current 
iCgd [A] gate drain capacitance current 
iCgs [A]  gate source capacitance current 
Cds [F]  drain source capacitance 
Cgd [F]  gate drain capacitance 
Cgs [F]  gate source capacitance 
iCds [A]  drain source capacitance current 
iCgd [A]  gate drain capacitance current 
iCgs [A]  gate-source capacitance current 
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Cds [F]  drain-source capacitance 
Cgd [F]  gate-drain capacitance 
Cgs [F] gate-source capacitance 
Ciss [F] input capacitance 
Coss [F]  output capacitance 
Crss [F]  transfer capacitance 
Qgs [C]  gate -source charge 
Qgd [C]  gate-drain charge 
Qds [C]  drain-source charge 
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